Fabio Estevam 29bc24ec4f mx6sxsabresd: Fix Ethernet PHY reset sequence
Since commit 59370f3fcd1350 ("net: phy: delay only if reset handler is
registered") Ethernet is no longer functional.

This commit does not have an issue in itself, but it revelead a problem
with the Ethernet initialization.

Fix this by calling enable_fec_anatop_clock() earlier and also
by adding a 10ms reset delay as recommended in the AR8031 datasheet.

Suggested-by: Jörg Krause <joerg.krause@embedded.rocks>
Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Reviewed-by: Stefano Babic <sbabic@denx.de>
2015-12-07 14:55:24 +01:00
..
2015-09-11 17:12:57 -04:00
2015-11-05 08:24:42 +01:00
2015-11-12 17:38:08 +01:00
2015-09-11 14:59:16 -04:00
2015-09-28 10:48:23 -04:00
2015-08-05 08:44:06 -06:00
2015-09-07 13:41:04 +02:00
2015-01-29 13:11:02 +01:00
2015-11-12 09:21:07 -07:00
2015-10-20 22:48:29 +02:00
2015-11-04 14:49:53 +01:00