Marek Vasut 9e6ed1a346 ARM: dts: socfpga: Keep FPGA bridge entries in SPL DT
Keep the FPGA bridge entries in SPL DT to let do_bridge_reset() toggle
the bridges on/off as needed according to the handoff file.

Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Chin Liang See <chin.liang.see@intel.com>
Cc: Dinh Nguyen <dinguyen@kernel.org>
Cc: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
Cc: Tien Fong Chee <tien.fong.chee@intel.com>
2019-05-14 19:53:16 +02:00
..
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2019-04-22 18:13:24 -04:00
2019-04-23 17:57:22 -04:00
2018-08-06 11:24:45 +09:00
2018-02-04 12:00:58 +01:00
2018-02-04 12:00:58 +01:00
2019-04-25 19:16:24 +02:00
2018-09-04 08:47:23 +02:00
2019-04-25 19:21:00 +02:00
2018-09-04 08:47:23 +02:00
2018-11-16 16:51:59 -05:00
2019-02-19 16:58:23 -05:00
2018-07-09 15:25:35 -04:00
2017-03-14 20:40:21 -04:00
2019-04-24 12:26:39 -04:00
2019-04-17 14:34:45 +05:30
2018-11-13 22:06:08 +05:30
2017-04-21 09:23:27 +02:00
2018-09-10 20:48:18 -04:00