Haibo Chen d7d042e8b6 mmc: fsl_esdhc_imx: correct the actual card clock
The original code logic can not show the correct card clock, and also
has one risk when the div is 0. Because there is div -=1 before.

So move the operation before div -=1, and also involve ddr_pre_div
to get the correct value.

Signed-off-by: Haibo Chen <haibo.chen@nxp.com>
Reviewed-by: Marek Vasut <marex@denx.de>
2022-02-19 14:46:54 +01:00
..
2022-01-28 17:58:41 -05:00
2022-01-25 11:44:36 -07:00
2021-09-25 09:46:15 -06:00
2022-01-19 18:11:34 +01:00
2021-10-05 08:50:15 -04:00
2022-02-08 09:41:27 -05:00
2022-01-13 07:57:49 -05:00
2021-10-31 08:46:44 -04:00
2022-01-13 07:57:49 -05:00
2022-01-19 18:11:34 +01:00
2021-11-09 11:57:22 +09:00
2022-02-08 09:41:27 -05:00
2022-01-19 18:11:34 +01:00
2022-01-19 11:43:44 -05:00
2022-01-19 18:11:34 +01:00
2022-01-19 18:11:34 +01:00
2021-10-01 21:08:18 -04:00
2021-10-31 08:46:44 -04:00
2021-10-31 08:46:44 -04:00