Chia-Wei Wang
9efcb10a09
riscv: Add AST2700 SoC initial platform support ...
AST2700 SoCs integrates a Ibex 32-bits RISC-V core as the boot MCU
for the first stage bootloader execution, namely SPL.
This patch implements the preliminary base to successfully run SPL
on this RV32-based MCU to the console banner message.
Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2024-09-11 20:35:03 +08:00
2023-02-17 19:07:48 +08:00
2023-02-17 19:07:48 +08:00
2023-02-14 09:43:26 -07:00
2024-09-11 20:35:03 +08:00
2024-09-11 20:35:03 +08:00
2024-09-11 20:35:03 +08:00
2023-12-06 16:05:39 +08:00
2024-09-11 20:32:06 +08:00
2024-05-02 00:01:18 +08:00
2024-04-09 11:30:10 +08:00
2023-02-14 09:43:26 -07:00
2020-06-04 09:44:09 +08:00
2020-06-04 09:44:08 +08:00
2024-03-12 14:36:13 +08:00
2022-09-06 13:00:41 +08:00
2021-05-31 16:35:54 +08:00
2023-02-14 09:43:26 -07:00
2020-06-04 09:44:09 +08:00
2023-02-14 09:43:26 -07:00
2022-09-06 13:00:41 +08:00
2024-03-12 14:36:13 +08:00
2023-07-12 13:21:40 +08:00
2024-04-09 11:30:29 +08:00
2024-07-22 15:42:07 +08:00
2024-01-31 16:52:53 +08:00
2022-03-15 17:43:11 +08:00
2023-02-14 09:43:26 -07:00
2024-09-11 20:35:03 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-07-06 17:28:08 +08:00
2023-02-14 09:43:26 -07:00
2021-12-23 10:24:39 -05:00
2021-12-23 10:24:39 -05:00
2023-10-22 01:12:26 +01:00
2023-10-22 01:12:26 +01:00
2023-07-12 13:21:41 +08:00
2023-07-12 13:21:41 +08:00
2023-07-12 13:21:41 +08:00
2024-03-01 08:41:39 +01:00
9efcb10a09