mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-10-31 00:11:51 +01:00 
			
		
		
		
	Add clock driver support for Arria 10. Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com> Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com>
		
			
				
	
	
		
			73 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			73 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  *  Copyright (C) 2013-2017 Altera Corporation <www.altera.com>
 | |
|  *
 | |
|  * SPDX-License-Identifier:	GPL-2.0+
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <wait_bit.h>
 | |
| #include <asm/io.h>
 | |
| #include <asm/arch/clock_manager.h>
 | |
| 
 | |
| DECLARE_GLOBAL_DATA_PTR;
 | |
| 
 | |
| static const struct socfpga_clock_manager *clock_manager_base =
 | |
| 	(struct socfpga_clock_manager *)SOCFPGA_CLKMGR_ADDRESS;
 | |
| 
 | |
| void cm_wait_for_lock(u32 mask)
 | |
| {
 | |
| 	u32 inter_val;
 | |
| 	u32 retry = 0;
 | |
| 	do {
 | |
| #if defined(CONFIG_TARGET_SOCFPGA_GEN5)
 | |
| 		inter_val = readl(&clock_manager_base->inter) & mask;
 | |
| #elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
 | |
| 		inter_val = readl(&clock_manager_base->stat) & mask;
 | |
| #endif
 | |
| 		/* Wait for stable lock */
 | |
| 		if (inter_val == mask)
 | |
| 			retry++;
 | |
| 		else
 | |
| 			retry = 0;
 | |
| 		if (retry >= 10)
 | |
| 			break;
 | |
| 	} while (1);
 | |
| }
 | |
| 
 | |
| /* function to poll in the fsm busy bit */
 | |
| int cm_wait_for_fsm(void)
 | |
| {
 | |
| 	return wait_for_bit(__func__, (const u32 *)&clock_manager_base->stat,
 | |
| 			    CLKMGR_STAT_BUSY, false, 20000, false);
 | |
| }
 | |
| 
 | |
| int set_cpu_clk_info(void)
 | |
| {
 | |
| 	/* Calculate the clock frequencies required for drivers */
 | |
| 	cm_get_l4_sp_clk_hz();
 | |
| 	cm_get_mmc_controller_clk_hz();
 | |
| 
 | |
| 	gd->bd->bi_arm_freq = cm_get_mpu_clk_hz() / 1000000;
 | |
| 	gd->bd->bi_dsp_freq = 0;
 | |
| 
 | |
| #if defined(CONFIG_TARGET_SOCFPGA_GEN5)
 | |
| 	gd->bd->bi_ddr_freq = cm_get_sdram_clk_hz() / 1000000;
 | |
| #elif defined(CONFIG_TARGET_SOCFPGA_ARRIA10)
 | |
| 	gd->bd->bi_ddr_freq = 0;
 | |
| #endif
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| int do_showclocks(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
 | |
| {
 | |
| 	cm_print_clock_quick_summary();
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| U_BOOT_CMD(
 | |
| 	clocks,	CONFIG_SYS_MAXARGS, 1, do_showclocks,
 | |
| 	"display clocks",
 | |
| 	""
 | |
| );
 |