mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-11-03 18:01:41 +01:00
8eef803a27
It adds missing pinctrl headers, updates clock header and sync up Poplar device tree with kernel 4.20 release. Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
75 lines
2.0 KiB
C
75 lines
2.0 KiB
C
/*
|
|
* This header provides constants for hisilicon pinctrl bindings.
|
|
*
|
|
* Copyright (c) 2015 Hisilicon Limited.
|
|
* Copyright (c) 2015 Linaro Limited.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
|
|
* kind, whether express or implied; without even the implied warranty
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_PINCTRL_HISI_H
|
|
#define _DT_BINDINGS_PINCTRL_HISI_H
|
|
|
|
/* iomg bit definition */
|
|
#define MUX_M0 0
|
|
#define MUX_M1 1
|
|
#define MUX_M2 2
|
|
#define MUX_M3 3
|
|
#define MUX_M4 4
|
|
#define MUX_M5 5
|
|
#define MUX_M6 6
|
|
#define MUX_M7 7
|
|
|
|
/* iocg bit definition */
|
|
#define PULL_MASK (3)
|
|
#define PULL_DIS (0)
|
|
#define PULL_UP (1 << 0)
|
|
#define PULL_DOWN (1 << 1)
|
|
|
|
/* drive strength definition */
|
|
#define DRIVE_MASK (7 << 4)
|
|
#define DRIVE1_02MA (0 << 4)
|
|
#define DRIVE1_04MA (1 << 4)
|
|
#define DRIVE1_08MA (2 << 4)
|
|
#define DRIVE1_10MA (3 << 4)
|
|
#define DRIVE2_02MA (0 << 4)
|
|
#define DRIVE2_04MA (1 << 4)
|
|
#define DRIVE2_08MA (2 << 4)
|
|
#define DRIVE2_10MA (3 << 4)
|
|
#define DRIVE3_04MA (0 << 4)
|
|
#define DRIVE3_08MA (1 << 4)
|
|
#define DRIVE3_12MA (2 << 4)
|
|
#define DRIVE3_16MA (3 << 4)
|
|
#define DRIVE3_20MA (4 << 4)
|
|
#define DRIVE3_24MA (5 << 4)
|
|
#define DRIVE3_32MA (6 << 4)
|
|
#define DRIVE3_40MA (7 << 4)
|
|
#define DRIVE4_02MA (0 << 4)
|
|
#define DRIVE4_04MA (2 << 4)
|
|
#define DRIVE4_08MA (4 << 4)
|
|
#define DRIVE4_10MA (6 << 4)
|
|
|
|
/* drive strength definition for hi3660 */
|
|
#define DRIVE6_MASK (15 << 4)
|
|
#define DRIVE6_04MA (0 << 4)
|
|
#define DRIVE6_12MA (4 << 4)
|
|
#define DRIVE6_19MA (8 << 4)
|
|
#define DRIVE6_27MA (10 << 4)
|
|
#define DRIVE6_32MA (15 << 4)
|
|
#define DRIVE7_02MA (0 << 4)
|
|
#define DRIVE7_04MA (1 << 4)
|
|
#define DRIVE7_06MA (2 << 4)
|
|
#define DRIVE7_08MA (3 << 4)
|
|
#define DRIVE7_10MA (4 << 4)
|
|
#define DRIVE7_12MA (5 << 4)
|
|
#define DRIVE7_14MA (6 << 4)
|
|
#define DRIVE7_16MA (7 << 4)
|
|
#endif
|