mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-08-07 15:56:59 +02:00
89fd0cccf9
This patch adds support for other Marvell Armada SoC's, supporting the 25MHz fixed clock operation, like the Armada XP etc. Signed-off-by: Stefan Roese <sr@denx.de> Tested-by: Tony Dinh <mibodhi@gmail.com>
100 lines
2.4 KiB
C
100 lines
2.4 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
#include <asm/io.h>
|
|
#include <common.h>
|
|
#include <dm/device.h>
|
|
#include <dm/fdtaddr.h>
|
|
#include <timer.h>
|
|
|
|
#define TIMER_CTRL 0x00
|
|
#define TIMER0_EN BIT(0)
|
|
#define TIMER0_RELOAD_EN BIT(1)
|
|
#define TIMER0_RELOAD 0x10
|
|
#define TIMER0_VAL 0x14
|
|
|
|
enum input_clock_type {
|
|
INPUT_CLOCK_NON_FIXED,
|
|
INPUT_CLOCK_25MHZ, /* input clock rate is fixed to 25MHz */
|
|
};
|
|
|
|
struct orion_timer_priv {
|
|
void *base;
|
|
};
|
|
|
|
#define MVEBU_TIMER_FIXED_RATE_25MHZ 25000000
|
|
|
|
/**
|
|
* timer_early_get_rate() - Get the timer rate before driver model
|
|
*/
|
|
unsigned long notrace timer_early_get_rate(void)
|
|
{
|
|
return MVEBU_TIMER_FIXED_RATE_25MHZ;
|
|
}
|
|
|
|
/**
|
|
* timer_early_get_count() - Get the timer count before driver model
|
|
*
|
|
*/
|
|
u64 notrace timer_early_get_count(void)
|
|
{
|
|
return timer_conv_64(~readl(MVEBU_TIMER_BASE + TIMER0_VAL));
|
|
}
|
|
|
|
static uint64_t orion_timer_get_count(struct udevice *dev)
|
|
{
|
|
struct orion_timer_priv *priv = dev_get_priv(dev);
|
|
|
|
return timer_conv_64(~readl(priv->base + TIMER0_VAL));
|
|
}
|
|
|
|
static int orion_timer_probe(struct udevice *dev)
|
|
{
|
|
struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
|
|
enum input_clock_type type = dev_get_driver_data(dev);
|
|
struct orion_timer_priv *priv = dev_get_priv(dev);
|
|
|
|
priv->base = devfdt_remap_addr_index(dev, 0);
|
|
if (!priv->base) {
|
|
debug("unable to map registers\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
writel(~0, priv->base + TIMER0_VAL);
|
|
writel(~0, priv->base + TIMER0_RELOAD);
|
|
|
|
if (type == INPUT_CLOCK_25MHZ) {
|
|
/*
|
|
* On Armada XP / 38x ..., the 25MHz clock source needs to
|
|
* be enabled
|
|
*/
|
|
setbits_le32(priv->base + TIMER_CTRL, BIT(11));
|
|
uc_priv->clock_rate = MVEBU_TIMER_FIXED_RATE_25MHZ;
|
|
} else {
|
|
uc_priv->clock_rate = CONFIG_SYS_TCLK;
|
|
}
|
|
|
|
/* enable timer */
|
|
setbits_le32(priv->base + TIMER_CTRL, TIMER0_EN | TIMER0_RELOAD_EN);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct timer_ops orion_timer_ops = {
|
|
.get_count = orion_timer_get_count,
|
|
};
|
|
|
|
static const struct udevice_id orion_timer_ids[] = {
|
|
{ .compatible = "marvell,orion-timer", .data = INPUT_CLOCK_NON_FIXED },
|
|
{ .compatible = "marvell,armada-370-timer", .data = INPUT_CLOCK_25MHZ },
|
|
{ .compatible = "marvell,armada-xp-timer", .data = INPUT_CLOCK_25MHZ },
|
|
{}
|
|
};
|
|
|
|
U_BOOT_DRIVER(orion_timer) = {
|
|
.name = "orion_timer",
|
|
.id = UCLASS_TIMER,
|
|
.of_match = orion_timer_ids,
|
|
.probe = orion_timer_probe,
|
|
.ops = &orion_timer_ops,
|
|
.priv_auto = sizeof(struct orion_timer_priv),
|
|
};
|