Tom Rini 300077cf8c Xilinx changes for v2023.01-rc1 (round 3)
fpga:
 - Create new uclass
 - Get rid of FPGA_DEBUG and use logging infrastructure
 
 zynq:
 - Enable early EEPROM decoding
 - Some DT updates
 
 zynqmp:
 - Use OCM_BANK_0 to check config loading permission
 - Change config object loading in SPL
 - Some DT updates
 
 net:
 - emaclite: Enable driver for RISC-V
 
 xilinx:
 - Fix static checker warnings
 - Fix GCC12 warning
 
 sdhci:
 - Read PD id from DT
 -----BEGIN PGP SIGNATURE-----
 
 iF0EABECAB0WIQQbPNTMvXmYlBPRwx7KSWXLKUoMIQUCY0UbQQAKCRDKSWXLKUoM
 IUA9AJ9EisuI90j8ziE5aDYCy/1MlESW4ACcDlsi7o6lYDx/wjniS2rwfztn5xE=
 =zjZe
 -----END PGP SIGNATURE-----

Merge tag 'xilinx-for-v2023.01-rc1-v3' of https://source.denx.de/u-boot/custodians/u-boot-microblaze

Xilinx changes for v2023.01-rc1 (round 3)

fpga:
- Create new uclass
- Get rid of FPGA_DEBUG and use logging infrastructure

zynq:
- Enable early EEPROM decoding
- Some DT updates

zynqmp:
- Use OCM_BANK_0 to check config loading permission
- Change config object loading in SPL
- Some DT updates

net:
- emaclite: Enable driver for RISC-V

xilinx:
- Fix static checker warnings
- Fix GCC12 warning

sdhci:
- Read PD id from DT
2022-10-11 09:57:08 -04:00
..
2022-09-15 14:22:08 -04:00
2022-08-20 21:18:15 -04:00
2021-11-07 18:36:55 +01:00
2022-09-19 08:38:32 -04:00
2022-08-04 16:18:47 -04:00
2022-07-01 15:55:54 -04:00
2021-10-27 16:38:26 -04:00
2022-08-20 21:18:15 -04:00
2022-04-28 09:26:44 -04:00
2022-10-06 10:13:38 +02:00
2022-08-20 21:18:15 -04:00
2022-07-08 17:57:34 -04:00
2021-09-07 16:22:30 -04:00
2022-08-04 16:18:47 -04:00
2022-09-19 16:07:12 -04:00
2022-04-28 09:26:44 -04:00
2022-04-08 09:05:20 -04:00
2022-07-26 02:30:56 -06:00
2022-08-04 16:18:47 -04:00
2022-08-04 16:18:47 -04:00
2022-04-12 15:36:18 +02:00
2022-10-03 15:39:46 -04:00
2022-09-19 16:07:12 -04:00
2022-01-08 11:16:03 -05:00