mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-11-04 02:11:25 +01:00
e7bb113cc4
The uart nodes already provide <clocks> property for the driver to dynamically calculate the correct clock frequency. There is no need to keep the hard-coded <clock-frequency> property. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Padmarao Begari <padmarao.begari@microchip.com> Tested-by: Padmarao Begari <padmarao.begari@microchip.com>
418 lines
10 KiB
Plaintext
418 lines
10 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
/* Copyright (c) 2020 Microchip Technology Inc */
|
|
|
|
/dts-v1/;
|
|
#include "dt-bindings/clock/microchip-mpfs-clock.h"
|
|
|
|
/* Clock frequency (in Hz) of the rtcclk */
|
|
#define RTCCLK_FREQ 1000000
|
|
|
|
/ {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
model = "Microchip MPFS Icicle Kit";
|
|
compatible = "microchip,mpfs-icicle-kit";
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
ethernet0 = &emac1;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0";
|
|
};
|
|
|
|
cpucomplex: cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
timebase-frequency = <RTCCLK_FREQ>;
|
|
cpu0: cpu@0 {
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
compatible = "sifive,e51", "sifive,rocket0", "riscv";
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <128>;
|
|
i-cache-size = <16384>;
|
|
reg = <0>;
|
|
riscv,isa = "rv64imac";
|
|
status = "disabled";
|
|
operating-points = <
|
|
/* kHz uV */
|
|
600000 1100000
|
|
300000 950000
|
|
150000 750000
|
|
>;
|
|
cpu0intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
cpu1: cpu@1 {
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
d-tlb-sets = <1>;
|
|
d-tlb-size = <32>;
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <64>;
|
|
i-cache-size = <32768>;
|
|
i-tlb-sets = <1>;
|
|
i-tlb-size = <32>;
|
|
mmu-type = "riscv,sv39";
|
|
reg = <1>;
|
|
riscv,isa = "rv64imafdc";
|
|
tlb-split;
|
|
status = "okay";
|
|
operating-points = <
|
|
/* kHz uV */
|
|
600000 1100000
|
|
300000 950000
|
|
150000 750000
|
|
>;
|
|
cpu1intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
cpu2: cpu@2 {
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
d-tlb-sets = <1>;
|
|
d-tlb-size = <32>;
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <64>;
|
|
i-cache-size = <32768>;
|
|
i-tlb-sets = <1>;
|
|
i-tlb-size = <32>;
|
|
mmu-type = "riscv,sv39";
|
|
reg = <2>;
|
|
riscv,isa = "rv64imafdc";
|
|
tlb-split;
|
|
status = "okay";
|
|
operating-points = <
|
|
/* kHz uV */
|
|
600000 1100000
|
|
300000 950000
|
|
150000 750000
|
|
>;
|
|
cpu2intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
cpu3: cpu@3 {
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
d-tlb-sets = <1>;
|
|
d-tlb-size = <32>;
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <64>;
|
|
i-cache-size = <32768>;
|
|
i-tlb-sets = <1>;
|
|
i-tlb-size = <32>;
|
|
mmu-type = "riscv,sv39";
|
|
reg = <3>;
|
|
riscv,isa = "rv64imafdc";
|
|
tlb-split;
|
|
status = "okay";
|
|
operating-points = <
|
|
/* kHz uV */
|
|
600000 1100000
|
|
300000 950000
|
|
150000 750000
|
|
>;
|
|
cpu3intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
cpu4: cpu@4 {
|
|
clocks = <&clkcfg CLK_CPU>;
|
|
compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
|
|
d-cache-block-size = <64>;
|
|
d-cache-sets = <64>;
|
|
d-cache-size = <32768>;
|
|
d-tlb-sets = <1>;
|
|
d-tlb-size = <32>;
|
|
device_type = "cpu";
|
|
i-cache-block-size = <64>;
|
|
i-cache-sets = <64>;
|
|
i-cache-size = <32768>;
|
|
i-tlb-sets = <1>;
|
|
i-tlb-size = <32>;
|
|
mmu-type = "riscv,sv39";
|
|
reg = <4>;
|
|
riscv,isa = "rv64imafdc";
|
|
tlb-split;
|
|
status = "okay";
|
|
operating-points = <
|
|
/* kHz uV */
|
|
600000 1100000
|
|
300000 950000
|
|
150000 750000
|
|
>;
|
|
cpu4intc: interrupt-controller {
|
|
#interrupt-cells = <1>;
|
|
compatible = "riscv,cpu-intc";
|
|
interrupt-controller;
|
|
};
|
|
};
|
|
};
|
|
refclk: refclk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <600000000>;
|
|
clock-output-names = "msspllclk";
|
|
};
|
|
ddr: memory@80000000 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x80000000 0x0 0x40000000>;
|
|
clocks = <&clkcfg CLK_DDRC>;
|
|
};
|
|
soc: soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
compatible = "microchip,mpfs-icicle-kit", "simple-bus";
|
|
ranges;
|
|
clint0: clint@2000000 {
|
|
compatible = "riscv,clint0";
|
|
interrupts-extended = <&cpu0intc 3 &cpu0intc 7
|
|
&cpu1intc 3 &cpu1intc 7
|
|
&cpu2intc 3 &cpu2intc 7
|
|
&cpu3intc 3 &cpu3intc 7
|
|
&cpu4intc 3 &cpu4intc 7>;
|
|
reg = <0x0 0x2000000 0x0 0x10000>;
|
|
reg-names = "control";
|
|
clock-frequency = <RTCCLK_FREQ>;
|
|
};
|
|
cachecontroller: cache-controller@2010000 {
|
|
compatible = "sifive,fu540-c000-ccache", "cache";
|
|
cache-block-size = <64>;
|
|
cache-level = <2>;
|
|
cache-sets = <1024>;
|
|
cache-size = <2097152>;
|
|
cache-unified;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <1 2 3>;
|
|
reg = <0x0 0x2010000 0x0 0x1000>;
|
|
};
|
|
plic: interrupt-controller@c000000 {
|
|
#interrupt-cells = <1>;
|
|
compatible = "sifive,plic-1.0.0";
|
|
reg = <0x0 0xc000000 0x0 0x4000000>;
|
|
riscv,max-priority = <7>;
|
|
riscv,ndev = <186>;
|
|
interrupt-controller;
|
|
interrupts-extended = <
|
|
&cpu0intc 11
|
|
&cpu1intc 11 &cpu1intc 9
|
|
&cpu2intc 11 &cpu2intc 9
|
|
&cpu3intc 11 &cpu3intc 9
|
|
&cpu4intc 11 &cpu4intc 9>;
|
|
};
|
|
uart0: serial@20000000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20000000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <90>;
|
|
clocks = <&clkcfg CLK_MMUART0>;
|
|
status = "okay";
|
|
};
|
|
clkcfg: clkcfg@20002000 {
|
|
compatible = "microchip,mpfs-clkcfg";
|
|
reg = <0x0 0x20002000 0x0 0x1000>;
|
|
reg-names = "mss_sysreg";
|
|
clocks = <&refclk>;
|
|
#clock-cells = <1>;
|
|
clock-output-names = "cpu", "axi", "ahb", "envm",
|
|
"mac0", "mac1", "mmc", "timer",
|
|
"mmuart0", "mmuart1", "mmuart2",
|
|
"mmuart3", "mmuart4", "spi0", "spi1",
|
|
"i2c0", "i2c1", "can0", "can1", "usb",
|
|
"reserved", "rtc", "qspi", "gpio0",
|
|
"gpio1", "gpio2", "ddrc", "fic0",
|
|
"fic1", "fic2", "fic3", "athena",
|
|
"cfm";
|
|
};
|
|
emmc: mmc@20008000 {
|
|
compatible = "cdns,sd4hc";
|
|
reg = <0x0 0x20008000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <88 89>;
|
|
pinctrl-names = "default";
|
|
clocks = <&clkcfg CLK_MMC>;
|
|
bus-width = <4>;
|
|
cap-mmc-highspeed;
|
|
mmc-ddr-3_3v;
|
|
max-frequency = <200000000>;
|
|
non-removable;
|
|
no-sd;
|
|
no-sdio;
|
|
voltage-ranges = <3300 3300>;
|
|
status = "okay";
|
|
};
|
|
sdcard: sd@20008000 {
|
|
compatible = "cdns,sd4hc";
|
|
reg = <0x0 0x20008000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <88>;
|
|
pinctrl-names = "default";
|
|
clocks = <&clkcfg CLK_MMC>;
|
|
bus-width = <4>;
|
|
disable-wp;
|
|
cap-sd-highspeed;
|
|
card-detect-delay = <200>;
|
|
sd-uhs-sdr12;
|
|
sd-uhs-sdr25;
|
|
sd-uhs-sdr50;
|
|
sd-uhs-sdr104;
|
|
max-frequency = <200000000>;
|
|
status = "disabled";
|
|
};
|
|
uart1: serial@20100000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20100000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <91>;
|
|
clocks = <&clkcfg CLK_MMUART1>;
|
|
status = "okay";
|
|
};
|
|
uart2: serial@20102000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20102000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <92>;
|
|
clocks = <&clkcfg CLK_MMUART2>;
|
|
status = "okay";
|
|
};
|
|
uart3: serial@20104000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x0 0x20104000 0x0 0x400>;
|
|
reg-io-width = <4>;
|
|
reg-shift = <2>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <93>;
|
|
clocks = <&clkcfg CLK_MMUART3>;
|
|
status = "okay";
|
|
};
|
|
i2c0: i2c@2010a000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "microchip,mpfs-mss-i2c";
|
|
reg = <0x0 0x2010a000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <58>;
|
|
clocks = <&clkcfg CLK_I2C0>;
|
|
status = "disabled";
|
|
};
|
|
i2c1: i2c@2010b000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "microchip,mpfs-mss-i2c";
|
|
reg = <0x0 0x2010b000 0x0 0x1000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <61>;
|
|
clocks = <&clkcfg CLK_I2C1>;
|
|
status = "disabled";
|
|
pac193x@10 {
|
|
compatible = "microchip,pac1934";
|
|
reg = <0x10>;
|
|
samp-rate = <64>;
|
|
status = "disabled";
|
|
ch1: channel0 {
|
|
uohms-shunt-res = <10000>;
|
|
rail-name = "VDD";
|
|
channel_enabled;
|
|
};
|
|
ch2: channel1 {
|
|
uohms-shunt-res = <10000>;
|
|
rail-name = "VDDA25";
|
|
channel_enabled;
|
|
};
|
|
ch3: channel2 {
|
|
uohms-shunt-res = <10000>;
|
|
rail-name = "VDD25";
|
|
channel_enabled;
|
|
};
|
|
ch4: channel3 {
|
|
uohms-shunt-res = <10000>;
|
|
rail-name = "VDDA";
|
|
channel_enabled;
|
|
};
|
|
};
|
|
};
|
|
emac0: ethernet@20110000 {
|
|
compatible = "microchip,mpfs-mss-gem";
|
|
reg = <0x0 0x20110000 0x0 0x2000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <64 65 66 67>;
|
|
local-mac-address = [56 34 00 FC 00 02];
|
|
phy-mode = "sgmii";
|
|
clocks = <&clkcfg CLK_MAC0>, <&clkcfg CLK_AXI>;
|
|
clock-names = "pclk", "hclk";
|
|
status = "disabled";
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
phy-handle = <&phy0>;
|
|
phy0: ethernet-phy@8 {
|
|
reg = <8>;
|
|
ti,fifo-depth = <0x01>;
|
|
};
|
|
};
|
|
emac1: ethernet@20112000 {
|
|
compatible = "microchip,mpfs-mss-gem";
|
|
reg = <0x0 0x20112000 0x0 0x2000>;
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <70 71 72 73>;
|
|
local-mac-address = [00 00 00 00 00 00];
|
|
phy-mode = "sgmii";
|
|
clocks = <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>;
|
|
clock-names = "pclk", "hclk";
|
|
status = "okay";
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
phy-handle = <&phy1>;
|
|
phy1: ethernet-phy@9 {
|
|
reg = <9>;
|
|
ti,fifo-depth = <0x01>;
|
|
};
|
|
};
|
|
gpio: gpio@20122000 {
|
|
compatible = "microchip,mpfs-mss-gpio";
|
|
interrupt-parent = <&plic>;
|
|
interrupts = <13 14 15 16 17 18 19 20 21 22 23 24 25 26
|
|
27 28 29 30 31 32 33 34 35 36 37 38 39
|
|
40 41 42 43 44>;
|
|
gpio-controller;
|
|
clocks = <&clkcfg CLK_GPIO2>;
|
|
reg = <0x00 0x20122000 0x0 0x1000>;
|
|
reg-names = "control";
|
|
#gpio-cells = <2>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|