Patrick Delaunay c3e828bff2 clk: stm32mp1: add set_rate for DDRPHYC clock
Add the DDRPHYC support for clk_set_rate, used in DDR interactive mode

Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
2019-05-23 11:36:47 +02:00
..
2019-04-25 17:03:25 +02:00
2019-04-23 11:19:09 +02:00
2018-08-03 19:53:10 -04:00
2019-05-09 00:44:13 +05:30
2018-05-08 18:50:23 -04:00
2019-05-21 07:52:34 +02:00
2018-09-18 00:01:18 -06:00