Patrice Chotard
798cd708d5
gpio: stm32f7: replace ODR update by BSRR write
...
Replace clrsetbits on ODR register (2 operations: one read + one write)
by writing on the correct bit (SET or RESET) of the BSRR register
(only 1 write operation).
Moreover this register if safe for simultaneous access by 2 master on
the bus.
Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
2018-09-10 20:48:18 -04:00
..
2018-05-07 09:34:12 -04:00
2017-10-08 20:41:09 -06:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-08 09:07:36 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-06-01 15:56:02 +02:00
2018-06-18 14:43:12 -04:00
2017-02-08 16:24:29 -05:00
2018-05-07 09:34:12 -04:00
2018-06-01 09:47:02 +02:00
2018-07-19 10:49:54 +02:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-07-31 07:49:47 +03:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-07-23 14:33:21 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-07-10 16:55:58 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2017-05-22 04:37:30 +09:00
2018-05-07 09:34:12 -04:00
2018-09-10 20:48:18 -04:00
2018-05-07 09:34:12 -04:00
2018-01-19 15:49:29 -05:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2018-08-07 11:03:43 +02:00
2018-08-07 11:03:43 +02:00