mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-08-11 09:47:00 +02:00
MBOX and Watchdog on RPi5/bcm2712 have a different base IO offsets. Find them via devicetree blob passed by bootloader. Signed-off-by: Dmitry Malkin <dmitry@bedrocksystems.com> Reviewed-by: Matthias Brugger <mbrugger@suse.com> Tested-by: Jens Maus <mail@jens-maus.de> Tested-by: Darko Alavanja <darko.alavanja@konsulko.com> Signed-off-by: Ivan T. Ivanov <iivanov@suse.de> Signed-off-by: Matthias Brugger <mbrugger@suse.com>
36 lines
573 B
C
36 lines
573 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* (C) Copyright 2012,2015 Stephen Warren
|
|
*/
|
|
|
|
#ifndef _BCM2835_TIMER_H
|
|
#define _BCM2835_TIMER_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <asm/arch/base.h>
|
|
#include <linux/bug.h>
|
|
#endif
|
|
|
|
#define BCM2835_TIMER_PHYSADDR rpi_timer_base
|
|
|
|
#define BCM2835_TIMER_CS_M3 (1 << 3)
|
|
#define BCM2835_TIMER_CS_M2 (1 << 2)
|
|
#define BCM2835_TIMER_CS_M1 (1 << 1)
|
|
#define BCM2835_TIMER_CS_M0 (1 << 0)
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#include <linux/types.h>
|
|
|
|
struct bcm2835_timer_regs {
|
|
u32 cs;
|
|
u32 clo;
|
|
u32 chi;
|
|
u32 c0;
|
|
u32 c1;
|
|
u32 c2;
|
|
u32 c3;
|
|
};
|
|
#endif
|
|
|
|
#endif
|