mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-11-04 02:11:25 +01:00
b75d8dc564
The Linux coding style guide (Documentation/process/coding-style.rst) clearly says: It's a **mistake** to use typedef for structures and pointers. Besides, using typedef for structures is annoying when you try to make headers self-contained. Let's say you have the following function declaration in a header: void foo(bd_t *bd); This is not self-contained since bd_t is not defined. To tell the compiler what 'bd_t' is, you need to include <asm/u-boot.h> #include <asm/u-boot.h> void foo(bd_t *bd); Then, the include direcective pulls in more bloat needlessly. If you use 'struct bd_info' instead, it is enough to put a forward declaration as follows: struct bd_info; void foo(struct bd_info *bd); Right, typedef'ing bd_t is a mistake. I used coccinelle to generate this commit. The semantic patch that makes this change is as follows: <smpl> @@ typedef bd_t; @@ -bd_t +struct bd_info </smpl> Signed-off-by: Masahiro Yamada <masahiroy@kernel.org>
168 lines
3.9 KiB
C
168 lines
3.9 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2018 Technexion Ltd.
|
|
*
|
|
* Author: Richard Hu <richard.hu@technexion.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <cpu_func.h>
|
|
#include <init.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/arch/crm_regs.h>
|
|
#include <asm/arch/mx7-pins.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <asm/arch-mx7/mx7-ddr.h>
|
|
#include <asm/mach-imx/iomux-v3.h>
|
|
#include <asm/gpio.h>
|
|
#include <fsl_esdhc_imx.h>
|
|
#include <spl.h>
|
|
|
|
#if defined(CONFIG_SPL_BUILD)
|
|
|
|
#ifdef CONFIG_SPL_OS_BOOT
|
|
int spl_start_uboot(void)
|
|
{
|
|
/* Break into full U-Boot on 'c' */
|
|
if (serial_tstc() && serial_getc() == 'c')
|
|
return 1;
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
static struct ddrc ddrc_regs_val = {
|
|
.mstr = 0x01040001,
|
|
.rfshtmg = 0x00400046,
|
|
.init1 = 0x00690000,
|
|
.init0 = 0x00020083,
|
|
.init3 = 0x09300004,
|
|
.init4 = 0x04080000,
|
|
.init5 = 0x00100004,
|
|
.rankctl = 0x0000033F,
|
|
.dramtmg0 = 0x09081109,
|
|
.dramtmg1 = 0x0007020d,
|
|
.dramtmg2 = 0x03040407,
|
|
.dramtmg3 = 0x00002006,
|
|
.dramtmg4 = 0x04020205,
|
|
.dramtmg5 = 0x03030202,
|
|
.dramtmg8 = 0x00000803,
|
|
.zqctl0 = 0x00800020,
|
|
.dfitmg0 = 0x02098204,
|
|
.dfitmg1 = 0x00030303,
|
|
.dfiupd0 = 0x80400003,
|
|
.dfiupd1 = 0x00100020,
|
|
.dfiupd2 = 0x80100004,
|
|
.addrmap4 = 0x00000F0F,
|
|
.odtcfg = 0x06000604,
|
|
.odtmap = 0x00000001,
|
|
.rfshtmg = 0x00400046,
|
|
.dramtmg0 = 0x09081109,
|
|
.addrmap0 = 0x0000001f,
|
|
.addrmap1 = 0x00080808,
|
|
.addrmap4 = 0x00000f0f,
|
|
.addrmap5 = 0x07070707,
|
|
.addrmap6 = 0x0f0f0707,
|
|
};
|
|
|
|
static struct ddrc_mp ddrc_mp_val = {
|
|
.pctrl_0 = 0x00000001,
|
|
};
|
|
|
|
static struct ddr_phy ddr_phy_regs_val = {
|
|
.phy_con0 = 0x17420f40,
|
|
.phy_con1 = 0x10210100,
|
|
.phy_con4 = 0x00060807,
|
|
.mdll_con0 = 0x1010007e,
|
|
.drvds_con0 = 0x00000d6e,
|
|
.cmd_sdll_con0 = 0x00000010,
|
|
.offset_lp_con0 = 0x0000000f,
|
|
.offset_rd_con0 = 0x08080808,
|
|
.offset_wr_con0 = 0x08080808,
|
|
};
|
|
|
|
static struct mx7_calibration calib_param = {
|
|
.num_val = 5,
|
|
.values = {
|
|
0x0E407304,
|
|
0x0E447304,
|
|
0x0E447306,
|
|
0x0E447304,
|
|
0x0E447304,
|
|
},
|
|
};
|
|
|
|
static void gpr_init(void)
|
|
{
|
|
struct iomuxc_gpr_base_regs *gpr_regs =
|
|
(struct iomuxc_gpr_base_regs *)IOMUXC_GPR_BASE_ADDR;
|
|
writel(0x4F400005, &gpr_regs->gpr[1]);
|
|
}
|
|
|
|
static bool is_1g(void)
|
|
{
|
|
gpio_direction_input(IMX_GPIO_NR(1, 12));
|
|
return !gpio_get_value(IMX_GPIO_NR(1, 12));
|
|
}
|
|
|
|
static void ddr_init(void)
|
|
{
|
|
if (is_1g())
|
|
ddrc_regs_val.addrmap6 = 0x0f070707;
|
|
|
|
mx7_dram_cfg(&ddrc_regs_val, &ddrc_mp_val, &ddr_phy_regs_val,
|
|
&calib_param);
|
|
}
|
|
|
|
void board_init_f(ulong dummy)
|
|
{
|
|
arch_cpu_init();
|
|
gpr_init();
|
|
board_early_init_f();
|
|
timer_init();
|
|
preloader_console_init();
|
|
ddr_init();
|
|
memset(__bss_start, 0, __bss_end - __bss_start);
|
|
board_init_r(NULL, 0);
|
|
}
|
|
|
|
void reset_cpu(ulong addr)
|
|
{
|
|
}
|
|
|
|
#define USDHC_PAD_CTRL (PAD_CTL_DSE_3P3V_32OHM | PAD_CTL_SRE_SLOW | \
|
|
PAD_CTL_HYS | PAD_CTL_PUE | PAD_CTL_PUS_PU47KOHM)
|
|
|
|
static iomux_v3_cfg_t const usdhc3_pads[] = {
|
|
MX7D_PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_DATA0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_DATA1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_DATA2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_DATA3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_DATA4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_DATA5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_DATA6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_SD3_DATA7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
MX7D_PAD_GPIO1_IO14__GPIO1_IO14 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
|
|
};
|
|
|
|
static struct fsl_esdhc_cfg usdhc_cfg[1] = {
|
|
{USDHC3_BASE_ADDR},
|
|
};
|
|
|
|
int board_mmc_getcd(struct mmc *mmc)
|
|
{
|
|
/* Assume uSDHC3 emmc is always present */
|
|
return 1;
|
|
}
|
|
|
|
int board_mmc_init(struct bd_info *bis)
|
|
{
|
|
imx_iomux_v3_setup_multiple_pads(usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
|
|
usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
|
|
return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
|
|
}
|
|
#endif
|