mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-12-20 17:01:50 +01:00
14f627bf43
simple bus node and drivers not bringing up any value for mini configuration that's why remove it and disable drivers for it to save some space. Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/a51b11fa21c504a19701ebdccc1e61e899e1aed5.1751016029.git.michal.simek@amd.com
73 lines
1.3 KiB
Plaintext
73 lines
1.3 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* dts file for Xilinx ZynqMP Mini Configuration
|
|
*
|
|
* (C) Copyright 2015 - 2020, Xilinx, Inc.
|
|
*
|
|
* Siva Durga Prasad Paladugu <siva.durga.prasad.paladugu@amd.com>
|
|
* Michal Simek <michal.simek@amd.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/ {
|
|
model = "ZynqMP MINI QSPI";
|
|
compatible = "xlnx,zynqmp";
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
|
|
aliases {
|
|
serial0 = &dcc;
|
|
spi0 = &qspi;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
memory@fffc0000 {
|
|
device_type = "memory";
|
|
reg = <0x0 0xfffc0000 0x40000>;
|
|
};
|
|
|
|
dcc: dcc {
|
|
compatible = "arm,dcc";
|
|
status = "disabled";
|
|
bootph-all;
|
|
};
|
|
|
|
misc_clk: misc-clk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <125000000>;
|
|
};
|
|
|
|
qspi: spi@ff0f0000 {
|
|
compatible = "xlnx,zynqmp-qspi-1.0";
|
|
status = "disabled";
|
|
clock-names = "ref_clk", "pclk";
|
|
clocks = <&misc_clk &misc_clk>;
|
|
num-cs = <1>;
|
|
reg = <0x0 0xff0f0000 0x1000 0x0 0xc0000000 0x8000000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
};
|
|
|
|
&qspi {
|
|
status = "okay";
|
|
flash0: flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x0>;
|
|
spi-tx-bus-width = <4>;
|
|
spi-rx-bus-width = <4>;
|
|
spi-max-frequency = <40000000>;
|
|
};
|
|
};
|
|
|
|
&dcc {
|
|
status = "okay";
|
|
};
|