mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-12-20 17:01:50 +01:00
14f627bf43
simple bus node and drivers not bringing up any value for mini configuration that's why remove it and disable drivers for it to save some space. Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/a51b11fa21c504a19701ebdccc1e61e899e1aed5.1751016029.git.michal.simek@amd.com
60 lines
1.0 KiB
Plaintext
60 lines
1.0 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* dts file for Xilinx Versal NET Mini eMMC Configuration
|
|
*
|
|
* (C) Copyright 2023-2025, Advanced Micro Devices, Inc.
|
|
*
|
|
* Michal Simek <michal.simek@amd.com>
|
|
* Ashok Reddy Soma <ashok.reddy.soma@amd.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
/ {
|
|
compatible = "xlnx,versal-net-mini";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
model = "Xilinx Versal NET MINI eMMC";
|
|
|
|
aliases {
|
|
serial0 = &dcc;
|
|
mmc0 = &sdhci1;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200";
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0 0 0 0x20000000>;
|
|
};
|
|
|
|
clk200: clk200 {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <200000000>;
|
|
};
|
|
|
|
dcc: dcc {
|
|
compatible = "arm,dcc";
|
|
status = "okay";
|
|
bootph-all;
|
|
};
|
|
|
|
sdhci1: mmc@f1050000 {
|
|
compatible = "xlnx,versal-net-emmc";
|
|
status = "okay";
|
|
non-removable;
|
|
disable-wp;
|
|
no-sd;
|
|
no-sdio;
|
|
cap-mmc-hw-reset;
|
|
bus-width = <8>;
|
|
reg = <0 0xf1050000 0 0x10000>;
|
|
clock-names = "clk_xin", "clk_ahb";
|
|
clocks = <&clk200>, <&clk200>;
|
|
xlnx,mio-bank = <0>;
|
|
};
|
|
};
|