Ryan Wanner
8dff5dd290
clk: at91: sama7d65: add clock support
Add clock support for SAMA7D65
Signed-off-by: Ryan Wanner <Ryan.Wanner@microchip.com>
[romain.sioen@microchip.com: add Fractional PLL core
output range]
Signed-off-by: Romain Sioen <romain.sioen@microchip.com>
[varshini.rajendran@microchip.com: adapt driver to upstream]
Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com>
2025-07-25 11:54:43 +03:00
..
2024-05-20 13:35:03 -06:00
2025-06-19 13:56:43 +03:00
2025-07-25 11:54:43 +03:00
2024-05-20 13:35:03 -06:00
2024-05-20 13:35:03 -06:00
2025-07-25 11:54:43 +03:00
2023-03-27 14:27:37 +03:00
2024-05-20 13:35:03 -06:00
2024-05-20 13:35:03 -06:00
2024-05-20 13:35:03 -06:00
2023-03-27 14:27:37 +03:00
2025-07-25 11:54:43 +03:00
2024-05-20 13:35:03 -06:00
2025-06-19 13:56:43 +03:00
2025-06-19 13:56:43 +03:00
2025-06-19 13:56:43 +03:00
2025-07-25 11:54:43 +03:00
2025-06-19 13:56:43 +03:00
2024-05-20 13:35:03 -06:00