Michal Simek 59e1bdd48d arm64: zynqmp: Setup clock for DP and DPDMA
Clocks are coming from shared HW design where these frequencies should be
aligned with PLL setup.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Link: https://lore.kernel.org/r/04454c50d0d13e450976942085d763ab5aa38f98.1645629459.git.michal.simek@xilinx.com
2022-03-07 16:33:47 +01:00
..
2021-09-10 20:10:20 -04:00
2021-10-07 16:53:50 +02:00
2021-10-07 16:53:50 +02:00
2021-08-09 14:46:51 +02:00
2021-08-09 14:46:51 +02:00
2021-10-07 16:53:50 +02:00
2021-03-20 16:24:27 -04:00
2021-06-21 13:31:40 +02:00
2021-10-31 08:46:44 -04:00