mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-11-04 10:21:25 +01:00 
			
		
		
		
	This patch cleans up the quark MRC codes coding style by: - Remove BIT0/1../31 defines from mrc_util.h - Create names for the documented BITs and use them - For undocumented single BITs, use (1 << n) directly - For undocumented ORed BITs, use the hex number directly - Remove redundancy parenthesis all over the codes - Replace to use lower case hex numbers Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
		
			
				
	
	
		
			120 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			120 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * Copyright (C) 2013, Intel Corporation
 | 
						|
 * Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
 | 
						|
 *
 | 
						|
 * Ported from Intel released Quark UEFI BIOS
 | 
						|
 * QuarkSocPkg/QuarkNorthCluster/MemoryInit/Pei
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	Intel
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef _MRC_UTIL_H_
 | 
						|
#define _MRC_UTIL_H_
 | 
						|
 | 
						|
/* Turn on this macro to enable MRC debugging output */
 | 
						|
#undef  MRC_DEBUG
 | 
						|
 | 
						|
/* MRC Debug Support */
 | 
						|
#define DPF		debug_cond
 | 
						|
 | 
						|
/* debug print type */
 | 
						|
 | 
						|
#ifdef MRC_DEBUG
 | 
						|
#define D_ERROR		0x0001
 | 
						|
#define D_INFO		0x0002
 | 
						|
#define D_REGRD		0x0004
 | 
						|
#define D_REGWR		0x0008
 | 
						|
#define D_FCALL		0x0010
 | 
						|
#define D_TRN		0x0020
 | 
						|
#define D_TIME		0x0040
 | 
						|
#else
 | 
						|
#define D_ERROR		0
 | 
						|
#define D_INFO		0
 | 
						|
#define D_REGRD		0
 | 
						|
#define D_REGWR		0
 | 
						|
#define D_FCALL		0
 | 
						|
#define D_TRN		0
 | 
						|
#define D_TIME		0
 | 
						|
#endif
 | 
						|
 | 
						|
#define ENTERFN(...)	debug_cond(D_FCALL, "<%s>\n", __func__)
 | 
						|
#define LEAVEFN(...)	debug_cond(D_FCALL, "</%s>\n", __func__)
 | 
						|
#define REPORTFN(...)	debug_cond(D_FCALL, "<%s/>\n", __func__)
 | 
						|
 | 
						|
/* Message Bus Port */
 | 
						|
#define MEM_CTLR	0x01
 | 
						|
#define HOST_BRIDGE	0x03
 | 
						|
#define MEM_MGR		0x05
 | 
						|
#define HTE		0x11
 | 
						|
#define DDRPHY		0x12
 | 
						|
 | 
						|
/* number of sample points */
 | 
						|
#define SAMPLE_CNT	3
 | 
						|
/* number of PIs to increment per sample */
 | 
						|
#define SAMPLE_DLY	26
 | 
						|
 | 
						|
enum {
 | 
						|
	/* indicates to decrease delays when looking for edge */
 | 
						|
	BACKWARD,
 | 
						|
	/* indicates to increase delays when looking for edge */
 | 
						|
	FORWARD
 | 
						|
};
 | 
						|
 | 
						|
enum {
 | 
						|
	RCVN,
 | 
						|
	WDQS,
 | 
						|
	WDQX,
 | 
						|
	RDQS,
 | 
						|
	VREF,
 | 
						|
	WCMD,
 | 
						|
	WCTL,
 | 
						|
	WCLK,
 | 
						|
	MAX_ALGOS,
 | 
						|
};
 | 
						|
 | 
						|
void mrc_write_mask(u32 unit, u32 addr, u32 data, u32 mask);
 | 
						|
void mrc_alt_write_mask(u32 unit, u32 addr, u32 data, u32 mask);
 | 
						|
void mrc_post_code(uint8_t major, uint8_t minor);
 | 
						|
void delay_n(uint32_t ns);
 | 
						|
void delay_u(uint32_t ms);
 | 
						|
void select_mem_mgr(void);
 | 
						|
void select_hte(void);
 | 
						|
void dram_init_command(uint32_t data);
 | 
						|
void dram_wake_command(void);
 | 
						|
void training_message(uint8_t channel, uint8_t rank, uint8_t byte_lane);
 | 
						|
 | 
						|
void set_rcvn(uint8_t channel, uint8_t rank,
 | 
						|
	      uint8_t byte_lane, uint32_t pi_count);
 | 
						|
uint32_t get_rcvn(uint8_t channel, uint8_t rank, uint8_t byte_lane);
 | 
						|
void set_rdqs(uint8_t channel, uint8_t rank,
 | 
						|
	      uint8_t byte_lane, uint32_t pi_count);
 | 
						|
uint32_t get_rdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane);
 | 
						|
void set_wdqs(uint8_t channel, uint8_t rank,
 | 
						|
	      uint8_t byte_lane, uint32_t pi_count);
 | 
						|
uint32_t get_wdqs(uint8_t channel, uint8_t rank, uint8_t byte_lane);
 | 
						|
void set_wdq(uint8_t channel, uint8_t rank,
 | 
						|
	     uint8_t byte_lane, uint32_t pi_count);
 | 
						|
uint32_t get_wdq(uint8_t channel, uint8_t rank, uint8_t byte_lane);
 | 
						|
void set_wcmd(uint8_t channel, uint32_t pi_count);
 | 
						|
uint32_t get_wcmd(uint8_t channel);
 | 
						|
void set_wclk(uint8_t channel, uint8_t rank, uint32_t pi_count);
 | 
						|
uint32_t get_wclk(uint8_t channel, uint8_t rank);
 | 
						|
void set_wctl(uint8_t channel, uint8_t rank, uint32_t pi_count);
 | 
						|
uint32_t get_wctl(uint8_t channel, uint8_t rank);
 | 
						|
void set_vref(uint8_t channel, uint8_t byte_lane, uint32_t setting);
 | 
						|
uint32_t get_vref(uint8_t channel, uint8_t byte_lane);
 | 
						|
 | 
						|
uint32_t get_addr(uint8_t channel, uint8_t rank);
 | 
						|
uint32_t sample_dqs(struct mrc_params *mrc_params, uint8_t channel,
 | 
						|
		    uint8_t rank, bool rcvn);
 | 
						|
void find_rising_edge(struct mrc_params *mrc_params, uint32_t delay[],
 | 
						|
		      uint8_t channel, uint8_t rank, bool rcvn);
 | 
						|
uint32_t byte_lane_mask(struct mrc_params *mrc_params);
 | 
						|
uint32_t check_rw_coarse(struct mrc_params *mrc_params, uint32_t address);
 | 
						|
uint32_t check_bls_ex(struct mrc_params *mrc_params, uint32_t address);
 | 
						|
void lfsr32(uint32_t *lfsr_ptr);
 | 
						|
void clear_pointers(void);
 | 
						|
void print_timings(struct mrc_params *mrc_params);
 | 
						|
 | 
						|
#endif /* _MRC_UTIL_H_ */
 |