Priyanka Jain 4909b89ec7 armv8: lx2160a: Add LX2160A SoC Support
LX2160A Soc is based on Layerscape Chassis Generation 3.2
architecture with features:
 16 ARM v8 Cortex-A72 cores in 8 cluster, CCN508, SEC,
 2 64-bit DDR4 memory controller, RGMII, 8 I2C controllers,
 3 serdes modules, USB 3.0, SATA, 4 PL011 SBSA UARTs,
 4 TZASC instances, etc.

SoC personalites:
LX2120A is SoC with Twelve 64-bit ARM v8 Cortex-A72 CPUs
LX2080A is SoC with Eight 64-bit ARM v8 Cortex-A72 CPUs

Signed-off-by: Bao Xiaowei <xiaowei.bao@nxp.com>
Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Signed-off-by: Meenakshi Aggarwal <meenakshi.aggarwal@nxp.com>
Signed-off-by: Vabhav Sharma <vabhav.sharma@nxp.com>
Signed-off-by: Sriram Dash <sriram.dash@nxp.com>
Signed-off-by: Priyanka Jain <priyanka.jain@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2018-12-06 14:37:19 -08:00
..
2017-11-30 08:25:06 +01:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-11-16 13:34:35 -05:00
2018-08-06 11:24:45 +09:00
2018-02-04 12:00:58 +01:00
2018-02-04 12:00:58 +01:00
2016-10-26 16:53:16 +02:00
2018-09-04 08:47:23 +02:00
2018-09-04 08:47:23 +02:00
2018-11-16 16:51:59 -05:00
2018-12-03 19:30:54 -05:00
2018-07-09 15:25:35 -04:00
2017-03-14 20:40:21 -04:00
2018-11-13 22:06:08 +05:30
2017-04-21 09:23:27 +02:00
2018-09-10 20:48:18 -04:00