Kautuk Consul ae3527f088 arch/riscv: add semihosting support for RISC-V
We add RISC-V semihosting based serial console for JTAG based early
debugging.

The RISC-V semihosting specification is available at:
https://github.com/riscv/riscv-semihosting-spec/blob/main/riscv-semihosting-spec.adoc

Signed-off-by: Anup Patel <apatel@ventanamicro.com>
Signed-off-by: Kautuk Consul <kconsul@ventanamicro.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2022-12-08 15:15:58 +08:00
..
2019-08-15 13:42:28 +08:00
2021-09-07 10:34:29 +08:00
2022-05-26 18:41:21 +08:00
2022-01-19 18:11:34 +01:00
2022-11-03 13:27:56 +08:00
2020-06-25 13:24:10 -04:00