Stephen Warren
8f83759fac
ARM: tegra210: set PLLE_PTS bit when enabling PLLE
...
This bit needs to be set for system suspend/resume to work. This setting
will be documented in an updated TRM at some time in the future.
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
2016-03-29 09:57:57 -07:00
..
2016-02-16 09:17:52 -07:00
2016-01-19 08:31:21 -05:00
2016-01-19 08:31:21 -05:00
2015-11-12 09:21:06 -07:00
2016-03-29 09:57:57 -07:00
2016-01-25 10:39:59 -05:00
2016-03-15 15:13:04 -04:00
2016-02-16 09:17:53 -07:00
2015-12-05 18:22:38 -05:00
2016-01-19 08:31:21 -05:00
2016-01-19 08:31:21 -05:00
2015-02-21 08:23:51 -05:00
2016-01-19 08:31:21 -05:00
2015-07-28 10:30:20 -07:00
2015-05-13 09:46:19 -07:00
2015-05-13 09:46:19 -07:00
2016-01-19 08:31:21 -05:00
2016-02-17 13:36:16 -07:00
2015-07-28 10:30:20 -07:00
2016-02-16 09:17:53 -07:00
2015-07-27 15:54:18 -07:00
2015-06-09 09:56:14 -07:00
2015-05-13 09:24:16 -07:00
2015-02-21 08:23:51 -05:00
2015-02-21 08:23:51 -05:00
2015-11-12 09:21:06 -07:00
2015-11-12 09:21:07 -07:00
2015-11-12 09:21:06 -07:00