Samuel Mescoff
f7cf291aa7
ARM: at91: sama5d2: configure the L2 cache memory
...
The SAMA5D2 has a second internal SRAM that can be reassigned as a L2
cache memory.
Make sure it is configured as a L2 cache memory when booting from a SPL
image.
Based on the commit b5ea95ef2b5b from the at91bootstrap repository.
Signed-off-by: Samuel Mescoff <samuel.mescoff@mobile-devices.fr>
Reviewed-by: Wenyou Yang <wenyou.yang@atmel.com>
Reviewed-by: Andreas Bießmann <andreas.devel@googlemail.com>
2016-02-18 21:34:41 +01:00
..
2016-02-18 21:34:41 +01:00
2015-11-03 14:21:30 +01:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2016-02-18 21:34:41 +01:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:31 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2015-02-21 08:23:52 -05:00
2015-04-01 01:04:26 +02:00
2016-02-02 11:49:12 +01:00
2015-11-30 22:27:52 +01:00
2015-11-03 14:21:31 +01:00
2015-02-21 08:23:52 -05:00
2015-11-30 22:27:53 +01:00
2016-02-18 21:34:41 +01:00
2015-02-21 08:23:52 -05:00
2015-11-30 22:27:53 +01:00
2015-02-21 08:23:52 -05:00
2016-02-18 21:34:41 +01:00
2016-02-02 11:49:13 +01:00
2015-02-21 08:23:52 -05:00
2015-11-03 14:21:30 +01:00
2015-11-30 22:27:55 +01:00