mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-11-02 09:21:25 +01:00
82220526ac
RK3568 has three combo phys, and PCIe/USB3/SATA/QSGMII controllers
share one pipe interface for each combo phy, here is the diagram
of the complex connection.
+----------------+
| | +------+
| USB3 OTG CTRL0 |---->| |
| | | | +------------+
+----------------+ | PIPE | | |
| MUX |---->| Combo PHY0 |
+----------------+ | | | |
| | | | +------------+
| SATA CTRL0 |---->| |
| | +------+
+----------------+
+----------------+
| | +------+
| USB3 HOST CTRL1|---->| |
| | | | +------------+
+----------------+ | PIPE | | |
| MUX |---->| Combo PHY1 |
+----------------+ | | | |
| |---->| | +------------+
| SATA CTRL1 | -->| |
| | | +------+
+----------------+ |
|
+----------------+ |
| | | +------+
| QSGMII CTRL |---->| |
| | | | +------------+
+----------------+ | PIPE | | |
| MUX |---->| Combo PHY2 |
+----------------+ | | | |
| |---->| | +------------+
| SATA CTRL2 | -->| |
| | | +------+
+----------------+ |
|
+----------------+ |
| | |
| PCIe2 1-Lane |---
| |
+----------------+
Co-developed-by: Manoj Sai <abbaraju.manojsai@amarulasolutions.com>
Signed-off-by: Manoj Sai <abbaraju.manojsai@amarulasolutions.com>
Co-developed-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Signed-off-by: Jagan Teki <jagan@edgeble.ai>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
45 lines
1.0 KiB
Plaintext
45 lines
1.0 KiB
Plaintext
#
|
|
# Phy drivers for Rockchip platforms
|
|
#
|
|
|
|
menu "Rockchip PHY driver"
|
|
|
|
config PHY_ROCKCHIP_INNO_USB2
|
|
bool "Rockchip INNO USB2PHY Driver"
|
|
depends on ARCH_ROCKCHIP
|
|
select PHY
|
|
help
|
|
Support for Rockchip USB2.0 PHY with Innosilicon IP block.
|
|
|
|
config PHY_ROCKCHIP_NANENG_COMBOPHY
|
|
bool "Support Rockchip NANENG combo PHY Driver"
|
|
depends on ARCH_ROCKCHIP
|
|
select PHY
|
|
help
|
|
Enable this to support the Rockchip NANENG combo PHY.
|
|
|
|
config PHY_ROCKCHIP_PCIE
|
|
bool "Rockchip PCIe PHY Driver"
|
|
depends on ARCH_ROCKCHIP
|
|
select PHY
|
|
help
|
|
Enable this to support the Rockchip PCIe PHY.
|
|
|
|
config PHY_ROCKCHIP_SNPS_PCIE3
|
|
bool "Rockchip Snps PCIe3 PHY Driver"
|
|
depends on PHY && ARCH_ROCKCHIP
|
|
help
|
|
Support for Rockchip PCIe3 PHY with Synopsys IP block.
|
|
It could support PCIe Gen3 single root complex, and could
|
|
also be able splited into multiple combinations of lanes.
|
|
|
|
|
|
config PHY_ROCKCHIP_TYPEC
|
|
bool "Rockchip TYPEC PHY Driver"
|
|
depends on ARCH_ROCKCHIP
|
|
select PHY
|
|
help
|
|
Enable this to support the Rockchip USB TYPEC PHY.
|
|
|
|
endmenu
|