mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-08-09 16:56:58 +02:00
d678a59d2d
When bringing in the series 'arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"' I failed to notice that b4 noticed it was based on next and so took that as the base commit and merged that part of next to master. This reverts commitc8ffd1356d, reversing changes made to2ee6f3a5f7. Reported-by: Jonas Karlman <jonas@kwiboo.se> Signed-off-by: Tom Rini <trini@konsulko.com>
104 lines
1.8 KiB
C
104 lines
1.8 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* OMAP3 boot
|
|
*
|
|
* Copyright (C) 2015 Paul Kocialkowski <contact@paulk.fr>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <spl.h>
|
|
|
|
static u32 boot_devices[] = {
|
|
BOOT_DEVICE_ONENAND,
|
|
BOOT_DEVICE_NAND,
|
|
BOOT_DEVICE_ONENAND,
|
|
BOOT_DEVICE_MMC2,
|
|
BOOT_DEVICE_ONENAND,
|
|
BOOT_DEVICE_MMC2,
|
|
BOOT_DEVICE_MMC1,
|
|
BOOT_DEVICE_XIP,
|
|
BOOT_DEVICE_XIPWAIT,
|
|
BOOT_DEVICE_MMC2,
|
|
BOOT_DEVICE_XIP,
|
|
BOOT_DEVICE_XIPWAIT,
|
|
BOOT_DEVICE_NAND,
|
|
BOOT_DEVICE_XIP,
|
|
BOOT_DEVICE_XIPWAIT,
|
|
BOOT_DEVICE_NAND,
|
|
BOOT_DEVICE_ONENAND,
|
|
BOOT_DEVICE_MMC2,
|
|
BOOT_DEVICE_MMC1,
|
|
BOOT_DEVICE_XIP,
|
|
BOOT_DEVICE_XIPWAIT,
|
|
BOOT_DEVICE_NAND,
|
|
BOOT_DEVICE_ONENAND,
|
|
BOOT_DEVICE_MMC2,
|
|
BOOT_DEVICE_MMC1,
|
|
BOOT_DEVICE_XIP,
|
|
BOOT_DEVICE_XIPWAIT,
|
|
BOOT_DEVICE_NAND,
|
|
BOOT_DEVICE_MMC2_2,
|
|
};
|
|
|
|
u32 omap_sys_boot_device(void)
|
|
{
|
|
struct ctrl *ctrl_base = (struct ctrl *)OMAP34XX_CTRL_BASE;
|
|
u32 sys_boot;
|
|
|
|
/* Grab the first 5 bits of the status register for SYS_BOOT. */
|
|
sys_boot = readl(&ctrl_base->status) & ((1 << 5) - 1);
|
|
|
|
if (sys_boot >= (sizeof(boot_devices) / sizeof(u32)))
|
|
return BOOT_DEVICE_NONE;
|
|
|
|
return boot_devices[sys_boot];
|
|
}
|
|
|
|
int omap_reboot_mode(char *mode, unsigned int length)
|
|
{
|
|
u32 reboot_mode;
|
|
char c;
|
|
|
|
if (length < 2)
|
|
return -1;
|
|
|
|
reboot_mode = readl((u32 *)(OMAP34XX_SCRATCHPAD +
|
|
OMAP_REBOOT_REASON_OFFSET));
|
|
|
|
c = (reboot_mode >> 24) & 0xff;
|
|
if (c != 'B')
|
|
return -1;
|
|
|
|
c = (reboot_mode >> 16) & 0xff;
|
|
if (c != 'M')
|
|
return -1;
|
|
|
|
c = reboot_mode & 0xff;
|
|
|
|
mode[0] = c;
|
|
mode[1] = '\0';
|
|
|
|
return 0;
|
|
}
|
|
|
|
int omap_reboot_mode_clear(void)
|
|
{
|
|
writel(0, (u32 *)(OMAP34XX_SCRATCHPAD + OMAP_REBOOT_REASON_OFFSET));
|
|
|
|
return 0;
|
|
}
|
|
|
|
int omap_reboot_mode_store(char *mode)
|
|
{
|
|
u32 reboot_mode;
|
|
|
|
reboot_mode = 'B' << 24 | 'M' << 16 | mode[0];
|
|
|
|
writel(reboot_mode, (u32 *)(OMAP34XX_SCRATCHPAD +
|
|
OMAP_REBOOT_REASON_OFFSET));
|
|
|
|
return 0;
|
|
}
|