Andre Przywara 39ba474698 sunxi: clock: D1/R528: Enable PLL LDO during PLL1 setup
The D1/R528/T113s SoCs introduce a new "LDO enable" bit in the CPUX_PLL.
Just enable that when we program that PLL.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
2023-10-22 23:41:51 +01:00
..
2023-07-13 11:29:40 +02:00
2022-07-08 17:57:33 -04:00
2022-09-02 13:40:42 -04:00
2018-09-25 21:49:18 -04:00
2023-08-17 16:39:20 -04:00
2021-09-24 14:30:46 -04:00
2022-02-23 05:25:17 +01:00
2020-01-24 11:19:52 -05:00
2022-03-02 13:59:29 -05:00
2022-01-19 18:11:34 +01:00
2023-01-31 15:46:39 +01:00
2022-04-01 16:56:53 -04:00
2023-05-31 14:05:34 -04:00
2021-09-30 08:08:56 -04:00