mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-10-31 08:21:36 +01:00 
			
		
		
		
	
		
			
				
	
	
		
			108 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			108 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * (C) Copyright 2002
 | |
|  * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
 | |
|  *
 | |
|  * See file CREDITS for list of people who contributed to this
 | |
|  * project.
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or
 | |
|  * modify it under the terms of the GNU General Public License as
 | |
|  * published by the Free Software Foundation; either version 2 of
 | |
|  * the License, or (at your option) any later version.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | |
|  * GNU General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License
 | |
|  * along with this program; if not, write to the Free Software
 | |
|  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 | |
|  * MA 02111-1307 USA
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| 
 | |
| /*
 | |
|  * CPU test
 | |
|  * Load/store string instructions:	lswi, stswi, lswx, stswx
 | |
|  *
 | |
|  * Several consecutive bytes from a source memory buffer are loaded
 | |
|  * left to right into GPRs. After that, the bytes are stored
 | |
|  * from the GPRs into a target memory buffer. The contents
 | |
|  * of the source and target buffers are then compared.
 | |
|  */
 | |
| 
 | |
| #include <post.h>
 | |
| #include "cpu_asm.h"
 | |
| 
 | |
| #if CONFIG_POST & CONFIG_SYS_POST_CPU
 | |
| 
 | |
| extern void cpu_post_exec_02 (ulong *code, ulong op1, ulong op2);
 | |
| extern void cpu_post_exec_04 (ulong *code, ulong op1, ulong op2, ulong op3,
 | |
|     ulong op4);
 | |
| 
 | |
| #include <bedbug/regs.h>
 | |
| int cpu_post_test_string (void)
 | |
| {
 | |
|     int ret = 0;
 | |
|     unsigned int i;
 | |
|     int flag = disable_interrupts();
 | |
| 
 | |
|     if (ret == 0)
 | |
|     {
 | |
| 	char src [31], dst [31];
 | |
| 
 | |
| 	ulong code[] =
 | |
| 	{
 | |
| 	    ASM_LSWI(5, 3, 31),
 | |
| 	    ASM_STSWI(5, 4, 31),
 | |
| 	    ASM_BLR,
 | |
| 	};
 | |
| 
 | |
| 	for (i = 0; i < sizeof(src); i ++)
 | |
| 	{
 | |
| 	    src[i] = (char) i;
 | |
| 	    dst[i] = 0;
 | |
| 	}
 | |
| 
 | |
| 	cpu_post_exec_02(code, (ulong)src, (ulong)dst);
 | |
| 
 | |
| 	ret = memcmp(src, dst, sizeof(dst)) == 0 ? 0 : -1;
 | |
|     }
 | |
| 
 | |
|     if (ret == 0)
 | |
|     {
 | |
| 	char src [95], dst [95];
 | |
| 
 | |
| 	ulong code[] =
 | |
| 	{
 | |
| 	    ASM_LSWX(8, 3, 5),
 | |
| 	    ASM_STSWX(8, 4, 5),
 | |
| 	    ASM_BLR,
 | |
| 	};
 | |
| 
 | |
| 	for (i = 0; i < sizeof(src); i ++)
 | |
| 	{
 | |
| 	    src[i] = (char) i;
 | |
| 	    dst[i] = 0;
 | |
| 	}
 | |
| 
 | |
| 	cpu_post_exec_04(code, (ulong)src, (ulong)dst, 0, sizeof(src));
 | |
| 
 | |
| 	ret = memcmp(src, dst, sizeof(dst)) == 0 ? 0 : -1;
 | |
|     }
 | |
| 
 | |
|     if (ret != 0)
 | |
|     {
 | |
| 	post_log ("Error at string test !\n");
 | |
|     }
 | |
| 
 | |
|     if (flag)
 | |
| 	enable_interrupts();
 | |
| 
 | |
|     return ret;
 | |
| }
 | |
| 
 | |
| #endif
 |