Hao Zhang 101eec50f0 keystone2: ddr: add DDR3 PHY configs updated for PG 2.0
Add DDR3 PHY configs updated for PG 2.0
Also add DDR3A PHY reset before init for PG2.0 SoCs.

Acked-by: Murali Karicheri <m-maricheri2@ti.com>
Signed-off-by: Hao Zhang <hzhang@ti.com>
Signed-off-by: Ivan Khoronzhuk <ivan.khoronzhuk@ti.com>
2014-07-25 16:26:09 -04:00
..
2014-03-12 17:04:57 -04:00
2014-06-06 17:46:16 -04:00
2014-02-19 11:07:50 -05:00
2014-03-10 13:50:31 -04:00
2014-02-21 13:55:41 -05:00
2014-04-23 19:07:54 -05:00
2013-11-26 21:49:34 +01:00
2014-01-24 16:59:07 -05:00
2014-03-12 17:04:55 -04:00
2014-06-11 16:27:05 -04:00
2014-06-19 11:19:06 -04:00
2014-01-24 16:59:07 -05:00
2014-05-25 16:26:43 +02:00
2014-02-26 21:18:09 +01:00
2014-01-24 16:59:07 -05:00