Neha Malcom Francis 8048a34376 k3: pmic: Clear ESM masks
ESM MCU masks must be set to 0h so that PMIC can handle errors
that require attention for example SYS_SAFETY_ERRn. The required bits
must be cleared: ESM_MCU_RST_MASK, ESM_MCU_FAIL_MASK, ESM_MCU_PIN_MASK.

If PMIC expected to handle errors, make sure EVM is configured to
connect SOC_SAFETY_ERRz (Main) to the PMIC.

Note that even though the User Guide for TPS65941 for J721E mentions
that these bits are reset to 0h; it is not reflected once board boots to
kernel, possibly due to NVM configurations. Eithercase, it is best to
account for this from R5 SPL side as well.

Signed-off-by: Neha Malcom Francis <n-francis@ti.com>
2023-05-04 13:03:54 -04:00
..
2023-04-25 15:31:28 -04:00
2023-02-10 07:41:39 -05:00
2022-09-16 11:05:16 -04:00
2023-05-02 14:23:58 -04:00
2023-04-11 06:51:56 +02:00
2023-05-04 13:03:54 -04:00
2023-03-02 17:45:58 -05:00
2023-01-20 12:27:24 -05:00
2023-04-21 15:16:01 +08:00
2023-04-01 10:11:50 +02:00
2022-10-11 16:03:03 -04:00
2023-03-27 15:19:57 -04:00
2023-04-26 08:43:04 -04:00
2023-04-25 15:31:28 -04:00
2023-05-02 14:23:34 -04:00
2023-05-02 14:23:34 -04:00