mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-10-31 00:11:51 +01:00 
			
		
		
		
	The SC_* macros represent the address of SysCtrl registers. For a planned new SoC, its base address will be changed. Turn the SC_* macros into the offset from the base address. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
		
			
				
	
	
		
			29 lines
		
	
	
		
			546 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			29 lines
		
	
	
		
			546 B
		
	
	
	
		
			C
		
	
	
	
	
	
| // SPDX-License-Identifier: GPL-2.0+
 | |
| /*
 | |
|  * Copyright (C) 2017 Socionext Inc.
 | |
|  */
 | |
| 
 | |
| #include <linux/bitops.h>
 | |
| #include <linux/io.h>
 | |
| 
 | |
| #include "../init.h"
 | |
| #include "../sc64-regs.h"
 | |
| 
 | |
| #define SDCTRL_EMMC_HW_RESET	0x59810280
 | |
| 
 | |
| void uniphier_ld20_clk_init(void)
 | |
| {
 | |
| 	u32 tmp;
 | |
| 
 | |
| 	tmp = readl(sc_base + SC_RSTCTRL6);
 | |
| 	tmp |= BIT(8);			/* Mali */
 | |
| 	writel(tmp, sc_base + SC_RSTCTRL6);
 | |
| 
 | |
| 	tmp = readl(sc_base + SC_CLKCTRL6);
 | |
| 	tmp |= BIT(8);			/* Mali */
 | |
| 	writel(tmp, sc_base + SC_CLKCTRL6);
 | |
| 
 | |
| 	/* TODO: use "mmc-pwrseq-emmc" */
 | |
| 	writel(1, SDCTRL_EMMC_HW_RESET);
 | |
| }
 |