Simon Glass f45e747d6d x86: Add support for newer CAR schemes
Newer Intel SoCs have different ways of setting up cache-as-ram (CAR).
Add support for these along with suitable configuration options.

To make the code cleaner, adjust a few definitions in processor.h so that
they can be used from assembler.

Signed-off-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
2019-12-15 11:44:18 +08:00
..
2019-10-11 17:37:34 +08:00
2019-12-15 11:44:10 +08:00
2019-12-15 11:44:16 +08:00
2019-12-15 11:44:16 +08:00
2019-10-11 17:37:38 +08:00
2019-12-08 19:10:21 +08:00
2019-05-08 13:02:10 +08:00
2019-12-15 11:44:12 +08:00