Chris Zankel de5e5cea02 xtensa: add support for the xtensa processor architecture [1/2]
The Xtensa processor architecture is a configurable, extensible,
and synthesizable 32-bit RISC processor core provided by Cadence.

This is the first part of the basic architecture port with changes to
common files. The 'arch/xtensa' directory, and boards and additional
drivers will be in separate commits.

Signed-off-by: Chris Zankel <chris@zankel.net>
Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Tom Rini <trini@konsulko.com>
2016-08-15 18:46:38 -04:00
..
2015-05-21 09:13:19 -04:00
2016-02-15 20:58:25 +00:00
2016-04-18 12:29:14 -04:00
2015-01-05 12:08:51 -05:00
2016-02-06 12:00:59 +01:00
2016-05-02 18:37:09 -04:00
2016-03-27 09:12:17 -04:00
2016-06-06 13:39:12 -04:00