Kautuk Consul ae3527f088 arch/riscv: add semihosting support for RISC-V
We add RISC-V semihosting based serial console for JTAG based early
debugging.

The RISC-V semihosting specification is available at:
https://github.com/riscv/riscv-semihosting-spec/blob/main/riscv-semihosting-spec.adoc

Signed-off-by: Anup Patel <apatel@ventanamicro.com>
Signed-off-by: Kautuk Consul <kconsul@ventanamicro.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2022-12-08 15:15:58 +08:00
..
2022-01-18 08:31:02 -05:00
2022-07-11 14:58:57 -04:00
2022-09-15 09:57:11 -04:00
2022-01-19 18:11:34 +01:00
2022-07-26 02:30:56 -06:00
2020-05-18 21:19:18 -04:00
2022-01-19 18:11:34 +01:00
2019-12-02 18:23:07 -05:00
2022-08-12 08:14:23 -04:00
2019-10-31 07:22:53 -04:00
2020-10-30 10:56:11 -04:00
2021-09-04 12:26:01 -04:00
2022-08-10 13:38:30 -04:00
2022-03-15 16:19:29 -04:00
2022-12-08 15:15:22 +08:00
2019-12-06 16:44:20 -05:00
2020-05-18 21:19:18 -04:00
2021-07-14 16:57:35 -04:00
2020-05-18 21:19:18 -04:00
2020-08-24 14:11:31 -04:00
2022-10-27 09:10:08 -04:00
2021-07-15 18:42:05 -04:00
2022-01-19 18:11:34 +01:00
2022-09-03 09:35:48 +02:00
2019-05-05 08:48:50 -04:00