Marek Vasut ab2a6e82d4 ARM: imx6: dh-imx6: Enable d-cache early in SPL
Enable d-cache early in SPL right after DRAM is started up.
This reduces U-Boot proper load time by 650ms when loaded
from SPI NOR.

Signed-off-by: Marek Vasut <marex@denx.de>
Signed-off-by: Philip Oberfichtner <pro@denx.de>
2022-09-01 17:18:42 -04:00
..
2022-08-20 21:18:15 -04:00
2021-11-07 18:36:55 +01:00
2022-08-04 16:18:47 -04:00
2022-07-01 15:55:54 -04:00
2021-10-27 16:38:26 -04:00
2022-08-20 21:18:15 -04:00
2022-04-28 09:26:44 -04:00
2022-07-11 14:58:57 -04:00
2022-08-20 21:18:15 -04:00
2022-07-08 17:57:34 -04:00
2021-09-07 16:22:30 -04:00
2022-08-04 16:18:47 -04:00
2022-04-28 09:26:44 -04:00
2021-12-20 17:12:04 -05:00
2022-04-08 09:05:20 -04:00
2022-07-26 02:30:56 -06:00
2022-08-04 16:18:47 -04:00
2022-08-04 16:18:47 -04:00
2022-04-12 15:36:18 +02:00
2022-08-04 16:18:47 -04:00
2022-01-08 11:16:03 -05:00