Tom Rini
44fb0d6c9f
Xilinx/FPGA changes for v2020.01
FPGA:
- Enable fpga loading on Versal
- Minor fix
Microblaze:
- Fix LMB configurations to support initrds
- Some other cleanups
Zynq:
- Minor config/dt changes
- Add distro boot support for usb1 and mmc1
- Remove Xilinx private boot commands and use only distro boot
ZynqMP:
- Kconfig cleanups, defconfig updates
- Update some dt files
- Add firmware driver for talking to PMUFW
- Extend distro boot support for jtag
- Add new IDs
- Add system controller configurations
- Convert code to talk firmware via mailbox or SMCs
Versal:
- Add board_late_init()
- Add run time DT memory setup
- Add DFU support
- Extend distro boot support for jtag and dfu
- Add clock driver
- Tune mini configurations
Xilinx:
- Improve documentation (boot scripts, dt binding)
- Enable run time initrd_high calculation
- Define default SYS_PROMPT
- Add zynq/zynqmp virtual defconfig
Drivers:
- Add Xilinx mailbox driver for talking to firmware
- Clean zynq_gem for Versal
- Move ZYNQ_HISPD_BROKEN to Kconfig
- Wire genphy_init() in phy.c
- Add Xilinx gii2rgmii bridge
- Cleanup zynq_sdhci
- dwc3 fix
- zynq_gpio fix
- axi_emac fix
Others:
- apalis-tk1 - clean config file
-----BEGIN PGP SIGNATURE-----
iF0EABECAB0WIQQbPNTMvXmYlBPRwx7KSWXLKUoMIQUCXZ2mcwAKCRDKSWXLKUoM
IT/KAJ4tL49YwINqCVGd7gafWvdfC4htygCcCgr9gLnJ+LjDQkxWT/r6faIcL00=
=OnMk
-----END PGP SIGNATURE-----
Merge tag 'xilinx-for-v2020.01' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze
Xilinx/FPGA changes for v2020.01
FPGA:
- Enable fpga loading on Versal
- Minor fix
Microblaze:
- Fix LMB configurations to support initrds
- Some other cleanups
Zynq:
- Minor config/dt changes
- Add distro boot support for usb1 and mmc1
- Remove Xilinx private boot commands and use only distro boot
ZynqMP:
- Kconfig cleanups, defconfig updates
- Update some dt files
- Add firmware driver for talking to PMUFW
- Extend distro boot support for jtag
- Add new IDs
- Add system controller configurations
- Convert code to talk firmware via mailbox or SMCs
Versal:
- Add board_late_init()
- Add run time DT memory setup
- Add DFU support
- Extend distro boot support for jtag and dfu
- Add clock driver
- Tune mini configurations
Xilinx:
- Improve documentation (boot scripts, dt binding)
- Enable run time initrd_high calculation
- Define default SYS_PROMPT
- Add zynq/zynqmp virtual defconfig
Drivers:
- Add Xilinx mailbox driver for talking to firmware
- Clean zynq_gem for Versal
- Move ZYNQ_HISPD_BROKEN to Kconfig
- Wire genphy_init() in phy.c
- Add Xilinx gii2rgmii bridge
- Cleanup zynq_sdhci
- dwc3 fix
- zynq_gpio fix
- axi_emac fix
Others:
- apalis-tk1 - clean config file
2019-10-09 16:22:03 -04:00
..
2019-10-08 13:50:08 +08:00
2019-08-11 16:43:41 -04:00
2019-05-10 22:48:10 +02:00
2019-07-20 23:59:44 +08:00
2019-08-11 16:43:41 -04:00
2019-08-12 23:03:35 -04:00
2019-09-03 09:31:03 +08:00
2019-08-11 19:27:31 -04:00
2019-05-14 19:52:39 +02:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-31 09:27:19 -04:00
2019-10-08 09:16:11 +03:00
2019-08-11 16:43:41 -04:00
2019-06-23 14:18:34 +08:00
2019-05-20 11:57:38 +02:00
2019-08-11 19:27:31 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 19:27:31 -04:00
2019-10-08 16:36:37 +02:00
2019-08-11 16:43:41 -04:00
2019-08-11 19:27:31 -04:00
2019-08-12 18:47:53 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-07-29 10:27:45 +08:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-20 11:46:38 -04:00
2019-08-11 16:43:41 -04:00
2019-04-25 00:00:49 +02:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-07-29 10:27:48 +08:00
2019-06-23 14:18:34 +08:00
2019-08-26 16:09:02 +08:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-07-29 10:25:27 +08:00
2019-10-08 16:36:37 +02:00
2019-08-11 19:27:31 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-07-29 10:27:48 +08:00
2019-07-29 10:27:48 +08:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-05-21 07:52:33 +02:00
2019-08-11 16:43:41 -04:00
2019-10-08 13:50:08 +08:00
2019-06-23 14:18:34 +08:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-12 23:03:44 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-10-08 09:16:11 +03:00
2019-07-13 11:11:28 -04:00
2019-08-11 16:43:41 -04:00
2019-10-08 16:36:36 +02:00
2019-10-08 16:36:37 +02:00
2019-04-26 09:16:32 +02:00
2019-04-12 07:04:18 +02:00
2019-07-29 09:32:11 -04:00
2019-08-11 16:43:41 -04:00
2019-06-05 13:19:24 +08:00
2019-08-11 16:43:41 -04:00
2019-05-09 07:35:04 +02:00
2019-05-21 07:52:33 +02:00
2019-07-20 23:59:44 +08:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-12 18:47:53 -04:00
2019-10-08 16:36:37 +02:00
2019-04-12 17:32:50 +02:00
2019-08-11 16:43:41 -04:00
2019-10-01 11:14:47 +02:00
2019-09-02 17:38:43 +02:00
2019-08-23 15:27:40 +08:00
2019-07-12 10:04:29 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-07-24 10:10:10 -04:00
2019-05-21 07:52:33 +02:00
2019-06-23 14:18:34 +08:00
2019-08-30 14:17:11 -04:00
2019-09-03 09:29:54 +08:00
2019-08-11 16:43:41 -04:00
2019-06-23 14:18:34 +08:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-09-04 11:37:19 -05:00
2019-10-06 15:20:53 -04:00
2019-08-11 16:43:41 -04:00
2019-09-03 19:05:34 +03:00
2019-06-23 14:18:34 +08:00
2019-08-11 19:27:31 -04:00
2019-10-08 16:36:37 +02:00
2019-08-11 16:43:41 -04:00
2019-04-12 07:04:18 +02:00
2019-09-11 16:16:12 +08:00
2019-10-04 12:21:23 -04:00
2019-08-11 16:43:41 -04:00
2019-10-08 16:36:37 +02:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-07-29 10:27:48 +08:00
2019-06-23 14:18:34 +08:00
2019-08-11 16:43:41 -04:00
2019-05-21 07:52:33 +02:00
2019-08-20 11:46:11 -04:00
2019-10-08 16:36:36 +02:00
2019-10-08 16:36:37 +02:00
2019-10-08 16:36:37 +02:00
2019-06-23 14:18:34 +08:00
2019-08-11 16:43:41 -04:00
2019-08-11 16:43:41 -04:00
2019-10-08 13:14:54 +02:00