Pragnesh Patel
1ba43d29eb
clk: sifive: fu540-prci: Release ethernet clock reset
...
U-Boot ethernet works with FSBL flow where releasing ethernet clock
reset is part of FSBL itself but with the SPL, We need to release
ethernet clock reset explicitly for U-Boot proper. With this change
Release ethernet clock reset code in FSBL might not be needed or
unaffected.
Signed-off-by: Pragnesh Patel <pragnesh.patel@sifive.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Tested-by: Bin Meng <bmeng.cn@gmail.com>
2020-06-04 09:44:09 +08:00
..
2020-05-18 21:19:23 -04:00
2019-07-19 14:24:51 +08:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2018-11-14 09:16:28 -08:00
2020-05-18 21:19:23 -04:00
2020-03-05 18:19:40 +08:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2019-10-25 17:20:44 +02:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-29 18:08:49 +08:00
2020-06-04 09:44:09 +08:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-02-05 19:33:46 -07:00
2020-01-16 09:39:45 -05:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-02-05 19:33:46 -07:00
2020-02-05 19:33:46 -07:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:23 -04:00
2020-02-05 19:33:46 -07:00
2020-05-18 21:19:23 -04:00
2020-02-05 19:33:46 -07:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:18 -04:00
2020-05-13 18:09:27 +03:00
2020-02-07 22:41:24 +08:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00