Rasmus Villemoes
a3e36525a9
rtc: i2c_rtc_emul: catch any write to the "reset" register
...
It's more natural that any write that happens to touch the reset
register should cause a reset, rather than just a write that starts at
that offset.
Reviewed-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Heiko Schocher <hs@denx.de>
Signed-off-by: Rasmus Villemoes <rasmus.villemoes@prevas.dk>
2020-07-09 06:02:45 +02:00
..
2018-07-25 15:00:24 +02:00
2020-05-18 21:19:23 -04:00
2018-07-25 15:00:24 +02:00
2018-07-25 15:00:24 +02:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:18 -04:00
2020-04-24 16:40:09 -04:00
2018-05-07 09:34:12 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:18 -04:00
2020-07-09 06:02:45 +02:00
2020-05-18 21:19:23 -04:00
2018-10-08 14:45:02 -04:00
2020-01-10 10:25:13 -05:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:18 -04:00
2009-11-27 16:26:11 -06:00
2018-07-25 15:00:24 +02:00
2020-01-10 10:25:13 -05:00
2020-05-18 21:19:23 -04:00
2018-05-07 09:34:12 -04:00
2018-07-30 16:02:29 -04:00
2018-07-25 15:00:24 +02:00
2018-07-25 15:00:24 +02:00
2020-05-18 21:19:23 -04:00
2018-06-05 20:19:09 -04:00
2018-05-07 09:34:12 -04:00
2018-05-07 09:34:12 -04:00
2020-07-09 06:02:45 +02:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:18 -04:00
2020-05-18 21:19:18 -04:00
2018-07-25 15:00:24 +02:00
2019-05-31 23:27:12 +02:00
2020-07-09 06:02:45 +02:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:23 -04:00
2019-07-29 09:32:12 -04:00
2018-07-25 15:00:24 +02:00
2020-05-18 21:19:23 -04:00
2020-07-09 06:02:45 +02:00
2020-05-18 21:19:23 -04:00
2020-05-18 21:19:18 -04:00