mirror of
				https://source.denx.de/u-boot/u-boot.git
				synced 2025-11-04 02:11:25 +01:00 
			
		
		
		
	- Add support for Altera Nios-II processors. - Add support for Psyent PCI-5441 board. - Add support for Psyent PK1C20 board.
		
			
				
	
	
		
			40 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			40 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * (C) Copyright 2003, Psyent Corporation <www.psyent.com>
 | 
						|
 * Scott McNutt <smcnutt@psyent.com>
 | 
						|
 *
 | 
						|
 * See file CREDITS for list of people who contributed to this
 | 
						|
 * project.
 | 
						|
 *
 | 
						|
 * This program is free software; you can redistribute it and/or
 | 
						|
 * modify it under the terms of the GNU General Public License as
 | 
						|
 * published by the Free Software Foundation; either version 2 of
 | 
						|
 * the License, or (at your option) any later version.
 | 
						|
 *
 | 
						|
 * This program is distributed in the hope that it will be useful,
 | 
						|
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
						|
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | 
						|
 * GNU General Public License for more details.
 | 
						|
 *
 | 
						|
 * You should have received a copy of the GNU General Public License
 | 
						|
 * along with this program; if not, write to the Free Software
 | 
						|
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 | 
						|
 * MA 02111-1307 USA
 | 
						|
 */
 | 
						|
 | 
						|
#include <common.h>
 | 
						|
#include <watchdog.h>
 | 
						|
 | 
						|
 | 
						|
extern void dly_clks( unsigned long ticks );
 | 
						|
 | 
						|
void udelay(unsigned long usec)
 | 
						|
{
 | 
						|
	/* The Nios core doesn't have a timebase, so we do our
 | 
						|
	 * best for now and call a low-level loop that counts
 | 
						|
	 * cpu clocks.
 | 
						|
	 */
 | 
						|
	unsigned long cnt = (CONFIG_SYS_CLK_FREQ/1000000) * usec;
 | 
						|
	WATCHDOG_RESET ();	/* trigger watchdog if needed */
 | 
						|
	dly_clks (cnt);
 | 
						|
}
 |