Leo Yu-Chi Liang f4512618ca riscv: ae350: Fix XIP config boot failure
The booting flow is SPL -> OpenSBI -> U-Boot.
The boot hart may change after OpenSBI and may not always be hart0,
so wrap the related branch instruction with M-MODE.

Current DTB setup for XIP is not valid.
There is no chance for CONFIG_SYS_FDT_BASE, the DTB address used
in XIP mode, to be returned. Fix this.

Fixes: 2e8d2f88439d ("riscv: Remove OF_PRIOR_STAGE from RISC-V boards")
Signed-off-by: Rick Chen <rick@andestech.com>
Signed-off-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2022-08-11 18:46:07 +08:00
..
2022-08-04 16:18:47 -04:00
2022-08-04 16:18:47 -04:00
2021-11-07 18:36:55 +01:00
2022-08-04 16:18:47 -04:00
2022-07-01 15:55:54 -04:00
2021-10-27 16:38:26 -04:00
2022-04-28 09:26:44 -04:00
2022-07-11 14:58:57 -04:00
2022-07-08 17:57:34 -04:00
2021-09-07 16:22:30 -04:00
2022-08-04 16:18:47 -04:00
2022-04-28 09:26:44 -04:00
2021-12-20 17:12:04 -05:00
2022-04-08 09:05:20 -04:00
2022-07-26 02:30:56 -06:00
2022-08-04 16:18:47 -04:00
2022-08-04 16:18:47 -04:00
2022-04-12 15:36:18 +02:00
2022-08-04 16:18:47 -04:00
2022-01-08 11:16:03 -05:00