Christian Marangi 105c78844a clk: mediatek: mt7622: add missing clock PERIBUS_SEL clock
Add missing PERIBUS_SEL clock to match upstream linux clk ID order. Also
convert pericfg to mux + gate implementation as now we have also mux on
top of gates.

Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
2024-08-19 16:15:26 -06:00
..
2024-07-31 16:51:54 +02:00
2023-08-25 13:54:33 -04:00
2023-08-08 10:22:03 -04:00
2024-07-29 15:01:04 -06:00
2023-12-21 08:54:37 -05:00
2024-07-29 15:01:04 -06:00
2024-06-24 13:34:52 -06:00
2024-02-13 15:38:49 -05:00
2024-07-29 15:01:04 -06:00
2024-08-02 15:16:51 -03:00
2024-07-31 16:51:54 +02:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-16 17:09:33 -06:00
2024-06-14 12:59:07 -06:00
2024-05-03 12:22:58 -06:00
2024-07-29 15:01:04 -06:00
2023-05-02 14:23:34 -04:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2023-11-07 14:50:51 -05:00
2023-12-21 08:54:37 -05:00
2024-07-29 15:01:04 -06:00
2023-10-31 09:08:51 +01:00
2023-04-27 13:51:06 -04:00
2023-12-21 11:59:49 -05:00
2023-08-19 04:12:53 +02:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2023-12-21 08:54:37 -05:00
2023-10-11 15:43:55 -04:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2023-12-21 08:54:37 -05:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2023-12-21 08:54:37 -05:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2023-11-16 13:49:14 -05:00
2024-07-29 15:01:04 -06:00
2023-10-09 15:24:31 -04:00
2024-05-22 08:55:29 -06:00
2024-07-29 15:01:04 -06:00
2024-06-30 13:58:31 +02:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-29 15:01:04 -06:00
2024-07-31 16:52:51 +02:00
2024-05-22 08:55:29 -06:00
2024-07-29 15:01:04 -06:00