Shengzhou Liu 0d3972cfcd fsl/ddr: Add workaround for ERRATUM_A009942
During the receive data training, the DDRC may complete on a
non-optimal setting that could lead to data corruption or
initialization failure.

Workaround: before setting MEM_EN, set DEBUG_29 register with
specific value for different data rates.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2016-01-25 08:24:14 -08:00
..
2015-02-25 07:59:50 +01:00
2015-09-16 16:10:22 -07:00
2015-09-16 16:10:22 -07:00
2015-10-02 10:42:31 +02:00
2015-12-05 18:22:32 -05:00
2015-06-15 10:57:26 -04:00
2015-04-16 11:27:15 +02:00
2015-09-28 10:48:24 -04:00