Tero Kristo 0aa2930ca1 clk: add support for TI K3 SoC PLL
Add support for TI K3 SoC PLLs. This clock type supports
enabling/disabling/setting and querying the clock rate for the PLL. The
euclidean library routine is used to calculate divider/multiplier rates
for the PLLs.

Signed-off-by: Tero Kristo <t-kristo@ti.com>
Signed-off-by: Tero Kristo <kristo@kernel.org>
2021-06-11 16:34:52 +05:30
..
2021-05-31 16:35:54 +08:00
2021-06-08 11:39:09 -04:00
2021-01-15 14:36:12 -05:00
2021-01-25 21:52:00 +00:00
2021-01-25 21:52:00 +00:00
2020-07-09 12:33:24 +08:00
2021-01-12 10:58:04 +05:30
2021-01-12 10:58:04 +05:30
2020-12-26 12:37:28 +01:00
2021-01-30 14:25:42 -07:00
2020-08-03 22:19:54 -04:00
2021-04-10 12:00:24 +02:00
2021-04-16 17:32:34 -04:00
2020-08-07 22:31:32 -04:00
2021-04-10 08:04:42 -04:00
2021-02-10 10:00:51 +01:00
2020-10-30 10:56:11 -04:00
2021-06-11 16:34:52 +05:30
2021-06-07 10:48:40 -04:00
2021-03-27 15:04:31 +13:00
2021-04-20 07:31:12 -04:00
2020-07-17 10:47:19 -04:00
2021-04-12 17:44:55 -04:00
2020-07-09 06:02:44 +02:00
2020-09-30 11:55:23 -04:00
2021-03-27 15:04:31 +13:00
2021-01-05 16:20:26 -05:00
2020-10-22 09:54:53 -04:00
2020-08-03 22:19:54 -04:00
2021-01-27 17:03:16 -05:00
2020-08-03 22:19:54 -04:00
2021-01-15 14:36:12 -05:00