mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-10-31 08:21:36 +01:00
7d2366627e
This commit moves CONFIG_SH2, CONFIG_SH2A, CONFIG_SH3, CONFIG_SH4 to Kconfig renaming into CONFIG_CPU_SH2, CONFIG_CPU_SH2A, CONFIG_CPU_SH3, CONFIG_CPU_SH4, respectively because arch/sh/Kconfig of Linux uses CONFIG_CPU_SH* convention. Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com> Cc: Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
32 lines
640 B
C
32 lines
640 B
C
#ifndef __ASM_SH_CACHE_H
|
|
#define __ASM_SH_CACHE_H
|
|
|
|
#if defined(CONFIG_CPU_SH4)
|
|
|
|
int cache_control(unsigned int cmd);
|
|
|
|
#define L1_CACHE_BYTES 32
|
|
|
|
struct __large_struct { unsigned long buf[100]; };
|
|
#define __m(x) (*(struct __large_struct *)(x))
|
|
|
|
#else
|
|
|
|
/*
|
|
* 32-bytes is the largest L1 data cache line size for SH the architecture. So
|
|
* it is a safe default for DMA alignment.
|
|
*/
|
|
#define ARCH_DMA_MINALIGN 32
|
|
|
|
#endif /* CONFIG_CPU_SH4 */
|
|
|
|
/*
|
|
* Use the L1 data cache line size value for the minimum DMA buffer alignment
|
|
* on SH.
|
|
*/
|
|
#ifndef ARCH_DMA_MINALIGN
|
|
#define ARCH_DMA_MINALIGN L1_CACHE_BYTES
|
|
#endif
|
|
|
|
#endif /* __ASM_SH_CACHE_H */
|