David Wu 2e4ce50d1a rockchip: clk: Add rv1108 SARADC clock support
The clk_saradc is dividing from the 24M, clk_saradc=24MHz/(saradc_div_con+1).
SARADC integer divider control register is 10-bits width.

Signed-off-by: David Wu <david.wu@rock-chips.com>
Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
2017-10-01 00:33:29 +02:00
..
2016-11-28 20:09:48 -05:00
2016-11-28 20:09:48 -05:00
2017-05-18 11:24:33 +02:00
2017-07-11 12:13:46 +02:00
2017-03-14 20:40:21 -04:00
2017-03-14 20:40:21 -04:00
2017-04-21 09:23:27 +02:00