Pranav Tilak ce6fc049b7 net: phy: mscc: Enable RMII clock output for VSC8541 PHY
Set RMII reference clock output to enabled (1) by default for VSC8541
PHY in RMII mode. The RMII specification requires a 50MHz reference
clock, and many board designs expect the PHY to provide this clock to
the MAC controller.

Previously, the driver defaulted rmii_clk_out to 0 (disabled) for all
interface modes, which caused the PHY to not output the required 50MHz
clock. This resulted in MAC-PHY communication failures and prevented
network operations like DHCP from working on RMII-configured boards.

This change alligns with the hardware power-up default behavior and
aligns with both the generic PHY driver and Linux MSCC PHY driver
implementations.

Signed-off-by: Pranav Tilak <pranav.vinaytilak@amd.com>
Signed-off-by: Michal Simek <michal.simek@amd.com>
Link: https://lore.kernel.org/r/20260129081054.1703479-1-pranav.vinaytilak@amd.com
2026-02-11 09:41:26 +01:00
..
2025-08-27 15:39:58 +08:00
2021-09-28 18:50:56 +03:00
2025-05-05 14:16:50 -06:00
2025-05-05 14:16:50 -06:00
2026-02-06 20:29:30 -03:00
2022-11-28 10:25:17 -05:00
2024-07-22 10:53:05 -06:00
2026-01-21 12:05:15 -06:00
2022-12-22 10:31:48 -05:00
2025-07-10 19:26:55 +02:00
2024-01-29 22:35:02 -05:00