mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-05-04 20:26:13 +02:00
217cf656e2
The devm alloc functions that we have may follow the Linux kernel model
where allocations are (almost always) automatically free()'d. However,
quite often we don't enable, in full U-Boot, the tracking and free()'ing
functionality. This in turn leads to memory leaks because the driver
author expects that since the functions have the same name as in the
Linux Kernel they have the same behavior. In turn we then get
functionally correct commits such as commit 00e1fed93c8c ("firmware:
ti_sci: Fix memory leaks in devm_ti_sci_get_of_resource") that manually
add these calls. Rather than manually tracking allocations and
implementing free()s, rework things so that we follow expectations by
enabling the DEVRES functionality (outside of xPL phases).
This turns DEVRES from a prompted symbol to a symbol that must be
select'd, and we now remove our non-managed alloc/free functions from
outside of xPL builds.
Reviewed-by: Michael Trimarchi <michael@amarulasolutions.com>
Signed-off-by: Tom Rini <trini@konsulko.com>
87 lines
3.1 KiB
Plaintext
87 lines
3.1 KiB
Plaintext
menu "Mailbox Controller Support"
|
|
|
|
config DM_MAILBOX
|
|
bool "Enable mailbox controllers using Driver Model"
|
|
depends on DM && OF_CONTROL
|
|
help
|
|
Enable support for the mailbox driver class. Mailboxes provide the
|
|
ability to transfer small messages and/or notifications from one
|
|
CPU to another CPU, or sometimes to dedicated HW modules. They form
|
|
the basis of a variety of inter-process/inter-CPU communication
|
|
protocols.
|
|
|
|
config APPLE_MBOX
|
|
bool "Enable Apple IOP controller support"
|
|
depends on DM_MAILBOX && ARCH_APPLE
|
|
default y
|
|
help
|
|
Enable support for the mailboxes that provide a comminucation
|
|
channel with Apple IOP controllers integrated on Apple SoCs.
|
|
These IOP controllers are used to implement various functions
|
|
such as the System Management Controller (SMC) and NVMe and this
|
|
driver is required to get that functionality up and running.
|
|
|
|
config IMX_MU_MBOX
|
|
bool "Enable i.MX MU MBOX support"
|
|
depends on DM_MAILBOX
|
|
help
|
|
Enable support for i.MX Messaging Unit for communication with other
|
|
processors on the SoC using mailbox interface
|
|
|
|
config MPFS_MBOX
|
|
bool "Enable MPFS system controller support"
|
|
depends on DM_MAILBOX && ARCH_RV64I
|
|
select DEVRES
|
|
help
|
|
Enable support for the mailboxes that provide a communication
|
|
channel with the system controller integrated on PolarFire SoC.
|
|
|
|
config SANDBOX_MBOX
|
|
bool "Enable the sandbox mailbox test driver"
|
|
depends on DM_MAILBOX && SANDBOX
|
|
help
|
|
Enable support for a test mailbox implementation, which simply echos
|
|
back a modified version of any message that is sent.
|
|
|
|
config TEGRA_HSP
|
|
bool "Enable Tegra HSP controller support"
|
|
depends on DM_MAILBOX && ARCH_TEGRA
|
|
help
|
|
This enables support for the NVIDIA Tegra HSP Hw module, which
|
|
implements doorbells, mailboxes, semaphores, and shared interrupts.
|
|
|
|
config STM32_IPCC
|
|
bool "Enable STM32 IPCC controller support"
|
|
depends on DM_MAILBOX && ARCH_STM32MP
|
|
help
|
|
This enables support for the STM32MP IPCC Hw module, which
|
|
implements doorbells between 2 processors.
|
|
|
|
config K3_SEC_PROXY
|
|
bool "Texas Instruments K3 Secure Proxy Driver"
|
|
depends on DM_MAILBOX && ARCH_K3
|
|
help
|
|
An implementation of Secure proxy slave driver for K3 SoCs from
|
|
Texas Instruments. Secure proxy is a communication entity mainly
|
|
used for communication between multiple processors with the SoC.
|
|
Select this driver if your platform has support for this hardware
|
|
block.
|
|
|
|
config RCAR_MFIS_MBOX
|
|
bool "Renesas MFIS Multifunctional Interface mailbox driver"
|
|
depends on DM_MAILBOX && ARCH_RENESAS
|
|
help
|
|
This enables support for the Renesas MFIS mailbox module, which
|
|
provides an interface between the different CPU Cores, such as AP
|
|
System Core domain and the Realtime Core domain, SCP Core domain
|
|
and AP System Core domain or Realtime Core domain and AP System
|
|
Core domain or Realtime Core domain.
|
|
|
|
config ZYNQMP_IPI
|
|
bool "Xilinx ZynqMP IPI controller support"
|
|
depends on DM_MAILBOX && (ARCH_ZYNQMP || ARCH_VERSAL || ARCH_VERSAL_NET || ARCH_VERSAL2)
|
|
help
|
|
This enables support for the Xilinx ZynqMP Inter Processor Interrupt
|
|
communication controller.
|
|
endmenu
|