mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2026-05-05 04:36:13 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

phy: rockchip: naneng-combphy: Enable U3 port for USB3OTG on RK3568

Browse Source 
The USB OTG U3 port may have been disabled early, add support to the
COMBPHY driver to re-enable the U3 port.

This matches changes made in the Linux commit 7bb14b61b7d0 ("phy:
rockchip: naneng-combphy: Enable U3 OTG port for RK3568").

Signed-off-by: Jonas Karlman <jonas@kwiboo.se>
Acked-by: Quentin Schulz <quentin.schulz@cherry.de>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
This commit is contained in:
Jonas Karlman 2026-01-06 23:36:43 +00:00 committed by Kever Yang
parent af5f97aeb8
commit fe54fdc6f6
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/phy/rockchip/phy-rockchip-naneng-combphy.c
View File

@ -399,6 +399,14 @@ static int rk3568_combphy_cfg(struct rockchip_combphy_priv *priv)
param_write(priv->phy_grf, &cfg->pipe_txcomp_sel, false);
param_write(priv->phy_grf, &cfg->pipe_txelec_sel, false);
param_write(priv->phy_grf, &cfg->usb_mode_set, true);
switch (priv->id) {
case 0:
param_write(priv->pipe_grf, &cfg->u3otg0_port_en, true);
break;
case 1:
param_write(priv->pipe_grf, &cfg->u3otg1_port_en, true);
break;
}
break;
case PHY_TYPE_SATA:
writel(0x41, priv->mmio + 0x38);