mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2025-08-26 00:51:28 +02:00
sunxi: Fix H616 DRAM read calibration for dual rank
Although it isn't known what bit 0 in PHY reg 8 does, it's obvious that it has to be set before read calibration and cleared afterwards. This is already done for first rank, but not for second (copy & paste error.) Fix it. Fixes: f4317dbd06b6 ("sunxi: Add H616 DRAM support") Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com> Reviewed-by: Andre Przywara <andre.przywara@arm.com> Signed-off-by: Andre Przywara <andre.przywara@arm.com>
This commit is contained in:
parent
18a5927698
commit
e97943b732
@ -360,7 +360,7 @@ static bool mctl_phy_read_calibration(struct dram_para *para)
|
||||
}
|
||||
}
|
||||
|
||||
setbits_le32(SUNXI_DRAM_PHY0_BASE + 8, 1);
|
||||
clrbits_le32(SUNXI_DRAM_PHY0_BASE + 8, 1);
|
||||
}
|
||||
|
||||
clrbits_le32(SUNXI_DRAM_PHY0_BASE + 8, 0x30);
|
||||
|
Loading…
x
Reference in New Issue
Block a user