mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2026-05-05 04:36:13 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

sunxi: extend R528/T113-s3/D1(s) DRAM initialisation

Browse Source 
The T113-s4 SoC is using the same die as the T113-s3, but comes with
256MiB of co-packaged DRAM. Besides the doubled size, the DRAM chip
seems to be connected slightly differently, which requires to use a
different pin remapping.

Extend the DRAM initialisation code to add support for the T113-S4 aka
T113M4020DC0 by checking the SoC's CHIPID, which is stored in the first
word of the SID efuses.

Signed-off-by: Lukas Schmid <lukas.schmid@netcube.li>
Tested-by: John Watts <contact@jookia.org>
Reviewed-by: John Watts <contact@jookia.org>
Reviewed-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
This commit is contained in:
Lukas Schmid 2025-10-26 12:41:17 +01:00 committed by Andre Przywara
parent 0ffca1dff1
commit d8ee42f113
2 changed files with 21 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/ram/sunxi/dram_sun20i_d1.c
View File

@ -54,6 +54,11 @@ static void sid_read_ldoB_cal(const dram_para_t *para)
clrsetbits_le32(0x3000150, 0xff00, reg << 8);
}
static uint32_t sid_read_soc_chipid(void)
{
return readl(SUNXI_SID_BASE + 0x00) & 0xffff;
}
static void dram_voltage_set(const dram_para_t *para)
{
int vol;
@ -663,6 +668,11 @@ static void mctl_phy_ac_remapping(const dram_para_t *para,
fuse = (readl(SUNXI_SID_BASE + 0x28) & 0xf00) >> 8;
debug("DDR efuse: 0x%x\n", fuse);
debug("SoC Chip ID: 0x%08x\n", sid_read_soc_chipid());
/* No remapping needed on T113-s4 with 256MB co-packaged DRAM */
if (sid_read_soc_chipid() == SUNXI_CHIPID_T113M4020DC0)
return;
if (para->dram_type == SUNXI_DRAM_TYPE_DDR2) {
if (fuse == 15)

11
drivers/ram/sunxi/dram_sun20i_d1.h
View File

@ -19,6 +19,17 @@ enum sunxi_dram_type {
SUNXI_DRAM_TYPE_LPDDR3 = 7,
};
/*
* Chip-IDs taken from
* https://github.com/ua1arn/hftrx/blob/25d8cb9e4cfe1d7d0e4a2f641025c88a9ec5e758/inc/clocks.h#L250
*/
enum sunxi_soc_chipid {
SUNXI_CHIPID_F133A = 0x5C00,
SUNXI_CHIPID_D1S = 0x5E00,
SUNXI_CHIPID_T113S3 = 0x6000,
SUNXI_CHIPID_T113M4020DC0 = 0x7200,
};
/*
* This structure contains a mixture of fixed configuration settings,
* variables that are used at runtime to communicate settings between