mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-05-05 12:46:14 +02:00
ram: rk3399: add missing high row detection
For 2 GB LPDDR4 single-rank RAM with 16 rows, the Rockchip ddr init bin prints: "Bus Width=32 Col=10 Bank=8 Row=16 CS=1 Die Bus-Width=16 Size=2048MB" U-Boot TPL prints: "BW=32 Col=10 Bk=8 CS0 Row=16/15 CS=1 Die BW=16 Size=2048MB" Add missing high row detection so that U-Boot TPL prints Row=16, same as the Rockchip ddr init bin: "BW=32 Col=10 Bk=8 CS0 Row=16 CS=1 Die BW=16 Size=2048MB" Signed-off-by: Jonathan Liu <net147@gmail.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
This commit is contained in:
parent
88b962f393
commit
cf8b415d5c
@ -2749,6 +2749,8 @@ static u64 dram_detect_cap(struct dram_info *dram,
|
||||
/* detect cs1 row */
|
||||
sdram_detect_cs1_row(cap_info, params->base.dramtype);
|
||||
|
||||
sdram_detect_high_row(cap_info);
|
||||
|
||||
/* detect die bw */
|
||||
sdram_detect_dbw(cap_info, params->base.dramtype);
|
||||
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user