mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2025-10-02 11:11:40 +02:00
Code Issues Actions Packages Projects Releases Wiki Activity

armv8: SECURE_BOOT: Enable chain of trust on LS1046A platform

Browse Source 
Define bootscript and its header addresses for QSPI target. Also
define PPA header address to enable PPA validation.

Signed-off-by: Vinitha Pillai <vinitha.pillai@nxp.com>
Signed-off-by: Sumit Garg <sumit.garg@nxp.com>
This commit is contained in:
Vinitha Pillai-B57223 2017-03-23 13:48:16 +05:30 committed by York Sun
parent 216c1e048f
commit b3635f57d9
3 changed files with 16 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm/cpu/armv8/fsl-layerscape/Kconfig
View File

@ -176,6 +176,7 @@ config SYS_LS_PPA_ESBC_ADDR
hex "hdr address of PPA firmware loading from" hex "hdr address of PPA firmware loading from"
depends on FSL_LS_PPA && CHAIN_OF_TRUST depends on FSL_LS_PPA && CHAIN_OF_TRUST
default 0x600c0000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1043A default 0x600c0000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1043A
default 0x40740000 if SYS_LS_PPA_FW_IN_XIP && ARCH_LS1046A
default 0x580c40000 if SYS_LS_PPA_FW_IN_XIP && FSL_LSCH3 default 0x580c40000 if SYS_LS_PPA_FW_IN_XIP && FSL_LSCH3
help help
If the PPA header firmware locate at XIP flash, such as NOR or If the PPA header firmware locate at XIP flash, such as NOR or

2
arch/arm/include/asm/arch-fsl-layerscape/config.h
View File

@ -199,7 +199,7 @@
#define CONFIG_SYS_FSL_IFC_BE #define CONFIG_SYS_FSL_IFC_BE
#define CONFIG_SYS_FSL_SFP_VER_3_2 #define CONFIG_SYS_FSL_SFP_VER_3_2
#define CONFIG_SYS_FSL_SNVS_LE #define CONFIG_SYS_FSL_SEC_MON_BE
#define CONFIG_SYS_FSL_SFP_BE #define CONFIG_SYS_FSL_SFP_BE
#define CONFIG_SYS_FSL_SRK_LE #define CONFIG_SYS_FSL_SRK_LE
#define CONFIG_KEY_REVOCATION #define CONFIG_KEY_REVOCATION

18
arch/arm/include/asm/fsl_secure_boot.h
View File

@ -46,9 +46,10 @@
#endif #endif
#if defined(CONFIG_LS1043A) || defined(CONFIG_LS2080A) #if defined(CONFIG_FSL_LAYERSCAPE)
/* For LS1043 (ARMv8), ESBC image Address in Header is 64 bit /*
* Similiarly for LS2080 * For fsl layerscape based platforms, ESBC image Address in Header
* is 64 bit.
*/ */
#define CONFIG_ESBC_ADDR_64BIT #define CONFIG_ESBC_ADDR_64BIT
#endif #endif
@ -90,12 +91,21 @@
#define CONFIG_BS_ADDR_DEVICE 0x00000940 #define CONFIG_BS_ADDR_DEVICE 0x00000940
#define CONFIG_BS_HDR_SIZE 0x00000010 #define CONFIG_BS_HDR_SIZE 0x00000010
#define CONFIG_BS_SIZE 0x00000008 #define CONFIG_BS_SIZE 0x00000008
#elif defined(CONFIG_QSPI_BOOT)
#ifdef CONFIG_ARCH_LS1046A
#define CONFIG_BS_HDR_ADDR_DEVICE 0x40780000
#define CONFIG_BS_ADDR_DEVICE 0x40800000
#else #else
#error "Platform not supported"
#endif
#define CONFIG_BS_HDR_SIZE 0x00002000
#define CONFIG_BS_SIZE 0x00001000
#else /* Default NOR Boot */
#define CONFIG_BS_HDR_ADDR_DEVICE 0x600a0000 #define CONFIG_BS_HDR_ADDR_DEVICE 0x600a0000
#define CONFIG_BS_ADDR_DEVICE 0x60060000 #define CONFIG_BS_ADDR_DEVICE 0x60060000
#define CONFIG_BS_HDR_SIZE 0x00002000 #define CONFIG_BS_HDR_SIZE 0x00002000
#define CONFIG_BS_SIZE 0x00001000 #define CONFIG_BS_SIZE 0x00001000
#endif /* #ifdef CONFIG_SD_BOOT */ #endif
#define CONFIG_BS_HDR_ADDR_RAM 0x81000000 #define CONFIG_BS_HDR_ADDR_RAM 0x81000000
#define CONFIG_BS_ADDR_RAM 0x81020000 #define CONFIG_BS_ADDR_RAM 0x81020000
#endif #endif